On the public citation graph
Futility Scaling: High-Associativity Cache Partitioning
0 signed · 71 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1109/hpca.2004.10015openalex-snapshot
Using Prime Numbers for Cache Indexing to Eliminate Conflict Misses
inferredcites →https://doi.org/10.1109/hpca.2008.4658653openalex-snapshot
Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems
inferredcites →https://doi.org/10.1109/isca.1993.698558openalex-snapshot
Acase For Two-way Skewed-associative Caches
inferredcites →https://doi.org/10.1109/isca.2012.6237037openalex-snapshot
Probabilistic Shared Cache Management (PriSM)
inferredcites →https://doi.org/10.1109/micro.2006.38openalex-snapshot
Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions
inferredcites →https://doi.org/10.1109/micro.2006.49openalex-snapshot
Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches
inferredcites →https://doi.org/10.1109/micro.2007.17openalex-snapshot
A Framework for Providing Quality of Service in Chip Multi-Processors
inferredcites →https://doi.org/10.1109/micro.2010.20openalex-snapshot
The ZCache: Decoupling Ways and Associativity
inferredcites →https://doi.org/10.1109/mm.2012.19openalex-snapshot
Scalable and Efficient Fine-Grained Cache Partitioning with Vantage
inferredcites →https://doi.org/10.1109/pact.2009.40openalex-snapshot
Cache Sharing Management for Performance Fairness in Chip Multiprocessors
inferredcites →https://doi.org/10.1145/1152154.1152160openalex-snapshot
Architectural support for operating system-driven CMP cache management
inferredcites →https://doi.org/10.1145/1152154.1152161openalex-snapshot
Communist, utilitarian, and capitalist cache policies on CMPs
inferredcites →https://doi.org/10.1145/1254882.1254886openalex-snapshot
QoS policies and architecture for cache/memory in CMP platforms
inferredcites →https://doi.org/10.1145/165123.165152openalex-snapshot
A case for two-way skewed-associative caches
inferredcites →https://doi.org/10.1145/2366231.2337208openalex-snapshot
Probabilistic shared cache management (PriSM)
inferredcites →https://doi.org/10.1145/263580.263599openalex-snapshot
Eliminating cache conflict misses through XOR-based placement functions
inferredcites →https://doi.org/10.1145/339647.339685openalex-snapshot
Reconfigurable caches and their application to media processing
inferredcites →https://doi.org/10.1147/sj.52.0078openalex-snapshot
A study of replacement algorithms for a virtual-storage computer
inferredcites →https://doi.org/10.5555/1025127.1026001openalex-snapshot
Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-319-20119-1_29openalex-snapshot
A Machine Learning Approach for a Scalable, Energy-Efficient Utility-Based Cache Partitioning
inferred← citeshttps://doi.org/10.1007/s10617-015-9168-7openalex-snapshot
CaPPS: cache partitioning with partial sharing for multi-core embedded systems
inferred← citeshttps://doi.org/10.1007/s12083-021-01235-xopenalex-snapshot
Machine-learning-based cache partition method in cloud environment
inferred← citeshttps://doi.org/10.1016/j.asoc.2017.09.047openalex-snapshot
Evolutionary design of the memory subsystem
inferred← citeshttps://doi.org/10.1109/ent47717.2019.9030579openalex-snapshot
Avoiding common scalability pitfalls in shared-cache chip multiprocessor design
inferred← citeshttps://doi.org/10.1109/hpca.2015.7056022openalex-snapshot
Talus: A simple way to remove cliffs in cache performance
inferred← citeshttps://doi.org/10.1109/hpca.2017.43openalex-snapshot
Maximizing Cache Performance Under Uncertainty
inferred← citeshttps://doi.org/10.1109/hpca.2017.65openalex-snapshot
SWAP: Effective Fine-Grain Management of Shared Last-Level Caches with Minimum Hardware Support
inferred← citeshttps://doi.org/10.1109/hpca.2018.00019openalex-snapshot
KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores
inferred← citeshttps://doi.org/10.1109/hpca.2018.00027openalex-snapshot
Accelerate GPU Concurrent Kernel Execution by Mitigating Memory Pipeline Stalls
inferred← citeshttps://doi.org/10.1109/hpca.2018.00034openalex-snapshot
GDP: Using Dataflow Properties to Accurately Estimate Interference-Free Performance at Runtime
inferred← citeshttps://doi.org/10.1109/hpcsim.2016.7568336openalex-snapshot
Allocation of last level cache partitions through thread classification with parallel universes
inferred← citeshttps://doi.org/10.1109/icisce.2017.97openalex-snapshot
Locpart: A Latency Optimized Cache Partitioning for Cloud Data Centers
inferred← citeshttps://doi.org/10.1109/iiswc.2017.8167755openalex-snapshot
Performance characterization, prediction, and optimization for heterogeneous systems with multi-level memory interference
inferred← citeshttps://doi.org/10.1109/iiswc55918.2022.00011openalex-snapshot
PInTE: Probabilistic Induction of Theft Evictions
inferred← citeshttps://doi.org/10.1109/ipdps47924.2020.00066openalex-snapshot
DELTA: Distributed Locality-Aware Cache Partitioning for Tile-based Chip Multiprocessors
inferred← citeshttps://doi.org/10.1109/isca.2016.29openalex-snapshot
Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming
inferred← citeshttps://doi.org/10.1109/isca52012.2021.00018openalex-snapshot
Don’t Forget the I/O When Allocating Your LLC
inferred← citeshttps://doi.org/10.1109/micro50266.2020.00061openalex-snapshot
Jumanji: The Case for Dynamic NUCA in the Datacenter
inferred← citeshttps://doi.org/10.1109/pact.2017.19openalex-snapshot
Application Clustering Policies to Address System Fairness with Intel’s Cache Allocation Technology
inferred← citeshttps://doi.org/10.1109/sp40001.2021.00011openalex-snapshot
Systematic Analysis of Randomization-based Protected Cache Architectures
inferred← citeshttps://doi.org/10.1109/tc.2020.2968066openalex-snapshot
Page Reusability-Based Cache Partitioning for Multi-Core Systems
inferred← citeshttps://doi.org/10.1109/tc.2021.3112970openalex-snapshot
LFOC+: A Fair OS-level Cache-Clustering Policy for Commodity Multicore Systems
inferred← citeshttps://doi.org/10.1109/tc.2024.3500381openalex-snapshot
Scalpel: High Performance Contention-Aware Task Co-Scheduling for Shared Cache Hierarchy
inferred← citeshttps://doi.org/10.1109/tpds.2016.2554278openalex-snapshot
CIACP: A Correlation- and Iteration- Aware Cache Partitioning Mechanism to Improve Performance of Multiple Coarse-Grained Reconfigurable Arrays
inferred← citeshttps://doi.org/10.1145/2843940openalex-snapshot
Exploring Energy-Efficient Cache Design in Emerging Mobile Platforms
inferred← citeshttps://doi.org/10.1145/3018113openalex-snapshot
A Software Cache Partitioning System for Hash-Based Caches
inferred← citeshttps://doi.org/10.1145/3062394openalex-snapshot
A Survey of Techniques for Cache Partitioning in Multicore Processors
inferred← citeshttps://doi.org/10.1145/3084690openalex-snapshot
Word- and Partition-Level Write Variation Reduction for Improving Non-Volatile Cache Lifetime
inferred← citeshttps://doi.org/10.1145/3126908.3126917openalex-snapshot
Understanding object-level memory access patterns across the spectrum
inferred← citeshttps://doi.org/10.1145/3302424.3303977openalex-snapshot
Make the Most out of Last Level Cache in Intel Processors
inferred← citeshttps://doi.org/10.1145/3456629openalex-snapshot
A Survey of Microarchitectural Side-channel Vulnerabilities, Attacks, and Defenses in Cryptography
inferred← citeshttps://doi.org/10.1145/3494538openalex-snapshot
CASHT: Contention Analysis in Shared Hierarchies with Thefts
inferred← citeshttps://doi.org/10.1145/3632748openalex-snapshot
COBRRA: COntention-aware cache Bypass with Request-Response Arbitration
inferred← citeshttps://doi.org/10.23919/fruct48808.2020.9087481openalex-snapshot
Fast and Scalable Simulation Framework for Large In-Order Chip Multiprocessors
inferred← citeshttps://doi.org/10.31114/2078-7707-2020-3-87-93openalex-snapshot
Analysing Chip Multiprocessor Scalability Using Trace-Based Simulation
inferred← citeshttps://doi.org/10.3906/elk-1610-336openalex-snapshot
Last level cache partitioning via multiverse thread classification
inferred← citeshttps://doi.org/10.48550/arxiv.2103.14244openalex-snapshot
A Survey of Microarchitectural Side-channel Vulnerabilities, Attacks and Defenses in Cryptography
inferred← citeshttps://doi.org/10.4995/thesis/10251/112423openalex-snapshot
Adaptive Prefetching and Cache Partitioning for Multicore Processors
inferred← citeshttps://doi.org/10.4995/thesis/10251/165254openalex-snapshot
Novel Cache Hierarchies with Photonic Interconnects for Chip Multiprocessors
inferred← citeshttps://doi.org/10.7298/x4d50jzwopenalex-snapshot
SCALABLE DYNAMIC MULTI-RESOURCE ALLOCATION IN MULTICORE SYSTEMS
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.