On the public citation graph
Transparent Hardware Management of Stacked DRAM as Part of Memory
0 signed · 137 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1016/0167-739x(95)00024-mopenalex-snapshot
An argument for simple COMA
inferredcites →https://doi.org/10.1109/2.156381openalex-snapshot
DDM-a cache-only memory architecture
inferredcites →https://doi.org/10.1109/cmpcon.1993.289682openalex-snapshot
The KSR 1: bridging the gap between shared memory and MPPs
inferredcites →https://doi.org/10.1109/hicss.1994.323136openalex-snapshot
Simple COMA node implementations
inferredcites →https://doi.org/10.1109/hpca.1999.744361openalex-snapshot
WildFire: a scalable path for SMPs
inferredcites →https://doi.org/10.1109/hpca.2010.5416642openalex-snapshot
CHOP: Adaptive filter-based DRAM caching for CMP server platforms
inferredcites →https://doi.org/10.1109/hpca.2013.6522354openalex-snapshot
Tiered-latency DRAM: A low latency and low cost DRAM architecture
inferredcites →https://doi.org/10.1109/ipdps.2005.12openalex-snapshot
A Cost-Effective Main Memory Organization for Future Servers
inferredcites →https://doi.org/10.1109/isca.2012.6237028openalex-snapshot
FLEXclusion: Balancing cache capacity and on-chip bandwidth via Flexible Exclusion
inferredcites →https://doi.org/10.1109/isscc.2014.6757361openalex-snapshot
5.9 Haswell: A family of IA 22nm processors
inferredcites →https://doi.org/10.1109/micro.2012.30openalex-snapshot
Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design
inferredcites →https://doi.org/10.1109/micro.2012.31openalex-snapshot
A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch
inferredcites →https://doi.org/10.1109/mm.2008.44openalex-snapshot
System-Level Performance Metrics for Multiprogram Workloads
inferredcites →https://doi.org/10.1109/mm.2010.38openalex-snapshot
Power7: IBM's Next-Generation Server Processor
inferredcites →https://doi.org/10.1109/sc.2010.50openalex-snapshot
Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support
inferredcites →https://doi.org/10.1109/tc.2001.970573openalex-snapshot
LRFU: a spectrum of policies that subsumes the least recently used and least frequently used policies
inferredcites →https://doi.org/10.1145/1995896.1995911openalex-snapshot
Page placement in hybrid memory systems
inferredcites →https://doi.org/10.1145/2155620.2155673openalex-snapshot
Efficiently enabling conventional block sizes for very large die-stacked DRAM caches
inferredcites →https://doi.org/10.1145/2485922.2485957openalex-snapshot
Die-stacked DRAM caches for servers
inferredcites →https://doi.org/10.1145/2485922.2485958openalex-snapshot
Resilient die-stacked DRAM caches
inferredcites →https://doi.org/10.1145/2503210.2503215openalex-snapshot
Exploring DRAM organizations for energy-efficient and resilient exascale memories
inferredcites →https://doi.org/10.1145/291006.291032openalex-snapshot
Hardware-software trade-offs in a direct Rambus implementation of the RAMpage memory hierarchy
inferredcites →https://doi.org/10.1145/291069.291032openalex-snapshot
Hardware-software trade-offs in a direct Rambus implementation of the RAMpage memory hierarchy
inferredcites →https://doi.org/10.1145/356989.357011openalex-snapshot
Symbiotic jobscheduling for a simultaneous mutlithreading processor
inferredcites →https://doi.org/10.1145/378993.379244openalex-snapshot
Symbiotic jobscheduling for a simultaneous multithreaded processor
inferredcites →https://doi.org/10.1145/605397.605403openalex-snapshot
Automatically characterizing large scale program behavior
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-319-54999-6_10openalex-snapshot
HBM-Resident Prefetching for Heterogeneous Memory System
inferred← citeshttps://doi.org/10.1007/s11704-020-9395-3openalex-snapshot
A survey of operating system support for persistent memory
inferred← citeshttps://doi.org/10.1016/j.suscom.2020.100449openalex-snapshot
Line-Coalescing DRAM Cache
inferred← citeshttps://doi.org/10.1016/j.sysarc.2020.101786openalex-snapshot
PRO: A periodical reset optimized page migration scheme for hybrid memory system
inferred← citeshttps://doi.org/10.1080/02564602.2022.2127945openalex-snapshot
Challenges in Design, Data Placement, Migration and Power-Performance Trade-offs in DRAM-NVM-based Hybrid Memory Systems
inferred← citeshttps://doi.org/10.1109/access.2017.2737634openalex-snapshot
SwapX: An NVM-Based Hierarchical Swapping Framework
inferred← citeshttps://doi.org/10.1109/access.2019.2904803openalex-snapshot
WIRD: An Efficiency Migration Scheme in Hybrid DRAM and PCM Main Memory for Image Processing Applications
inferred← citeshttps://doi.org/10.1109/access.2025.3648766openalex-snapshot
ProactivePIM: Accelerating Weight-Sharing Embedding Layer With PIM for Scalable Recommendation System
inferred← citeshttps://doi.org/10.1109/coolchips52128.2021.9410321openalex-snapshot
A Metadata Prefetching Mechanism for Hybrid Memory Architectures
inferred← citeshttps://doi.org/10.1109/dac56929.2023.10248000openalex-snapshot
Bumblebee: A MemCache Design for Die-stacked and Off-chip Heterogeneous Memory Systems
inferred← citeshttps://doi.org/10.1109/hpca.2016.7446068openalex-snapshot
Efficient footprint caching for Tagless DRAM Caches
inferred← citeshttps://doi.org/10.1109/hpca.2017.20openalex-snapshot
SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization
inferred← citeshttps://doi.org/10.1109/hpca.2017.39openalex-snapshot
MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-level Memories
inferred← citeshttps://doi.org/10.1109/hpca.2017.42openalex-snapshot
Design and Analysis of an APU for Exascale Computing
inferred← citeshttps://doi.org/10.1109/hpca.2017.54openalex-snapshot
GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks
inferred← citeshttps://doi.org/10.1109/hpca.2018.00022openalex-snapshot
ProFess: A Probabilistic Hybrid Main Memory Management Framework for High Performance and Fairness
inferred← citeshttps://doi.org/10.1109/hpca.2018.00056openalex-snapshot
Reliability-Aware Data Placement for Heterogeneous Memory Architecture
inferred← citeshttps://doi.org/10.1109/hpca.2019.00012openalex-snapshot
PageSeer: Using Page Walks to Trigger Page Swaps in Hybrid Memory Systems
inferred← citeshttps://doi.org/10.1109/hpca47549.2020.00059openalex-snapshot
Hybrid2: Combining Caching and Migration in Hybrid Memory Systems
inferred← citeshttps://doi.org/10.1109/hpca51647.2021.00022openalex-snapshot
Stealth-Persist: Architectural Support for Persistent Applications in Hybrid Memory Systems
inferred← citeshttps://doi.org/10.1109/hpca56546.2023.10071115openalex-snapshot
Baryon: Efficient Hybrid Memory Management with Compression and Sub-Blocking
inferred← citeshttps://doi.org/10.1109/hpca57654.2024.00021openalex-snapshot
Bandwidth-Effective DRAM Cache for GPU s with Storage-Class Memory
inferred← citeshttps://doi.org/10.1109/iccd.2016.7753270openalex-snapshot
Dynamic prefetcher reconfiguration for diverse memory architectures
inferred← citeshttps://doi.org/10.1109/iccd.2018.00054openalex-snapshot
Puzzle Memory: Multifractional Partitioned Heterogeneous Memory Scheme
inferred← citeshttps://doi.org/10.1109/iccd46524.2019.00055openalex-snapshot
TicToc: Enabling Bandwidth-Efficient DRAM Caching for Both Hits and Misses in Hybrid Memory Systems
inferred← citeshttps://doi.org/10.1109/iccd56317.2022.00015openalex-snapshot
Supporting Dynamic Translation Granularity for Hybrid Memory Systems
inferred← citeshttps://doi.org/10.1109/icce.2018.8326295openalex-snapshot
Bandwidth-aware DRAM page migration for heterogeneous mobile memory systems
inferred← citeshttps://doi.org/10.1109/ipdps.2019.00101openalex-snapshot
LLC-Guided Data Migration in Hybrid Memory Systems
inferred← citeshttps://doi.org/10.1109/isca45697.2020.00089openalex-snapshot
The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework
inferred← citeshttps://doi.org/10.1109/isca52012.2021.00059openalex-snapshot
SPACE: Locality-Aware Processing in Heterogeneous Memory for Personalized Recommendations
inferred← citeshttps://doi.org/10.1109/lca.2015.2445877openalex-snapshot
Toward Multi-Layer Holistic Evaluation of System Designs
inferred← citeshttps://doi.org/10.1109/mascots.2017.23openalex-snapshot
SELF: A High Performance and Bandwidth Efficient Approach to Exploiting Die-Stacked DRAM as Part of Memory
inferred← citeshttps://doi.org/10.1109/mchpc51950.2020.00007openalex-snapshot
Performance Potential of Mixed Data Management Modes for Heterogeneous Memory Systems
inferred← citeshttps://doi.org/10.1109/mdat.2015.2440317openalex-snapshot
Physical Design and CAD Tools for 3-D Integrated Circuits: Challenges and Opportunities
inferred← citeshttps://doi.org/10.1109/micro.2016.7783738openalex-snapshot
CANDY: Enabling coherent DRAM caches for multi-node systems
inferred← citeshttps://doi.org/10.1109/micro.2018.00050openalex-snapshot
CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System
inferred← citeshttps://doi.org/10.1109/micro61859.2024.00098openalex-snapshot
Blenda: Dynamically-Reconfigurable Stacked DRAM
inferred← citeshttps://doi.org/10.1109/micro61859.2024.00111openalex-snapshot
NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
inferred← citeshttps://doi.org/10.1109/micro61859.2024.00120openalex-snapshot
Stream-Based Data Placement for Near-Data Processing with Extended Memory
inferred← citeshttps://doi.org/10.1109/mm.2015.72openalex-snapshot
Designing Efficient Heterogeneous Memory Architectures
inferred← citeshttps://doi.org/10.1109/nas.2016.7549421openalex-snapshot
Soft2LM: Application Guided Heterogeneous Memory Management
inferred← citeshttps://doi.org/10.1109/nas.2018.8515694openalex-snapshot
MemBrain: Automated Application Guidance for Hybrid Memory Systems
inferred← citeshttps://doi.org/10.1109/pccc.2016.7820659openalex-snapshot
Small cache lookaside table for fast DRAM cache access
inferred← citeshttps://doi.org/10.1109/pdcat.2016.017openalex-snapshot
Runahead Cache Misses Using Bloom Filter
inferred← citeshttps://doi.org/10.1109/sbac-pad.2015.34openalex-snapshot
i-MIRROR: A Software Managed Die-Stacked DRAM-Based Memory Subsystem
inferred← citeshttps://doi.org/10.1109/sc.2016.75openalex-snapshot
DCA: A DRAM-cache-Aware DRAM Controller
inferred← citeshttps://doi.org/10.1109/sc41406.2024.00017openalex-snapshot
Hydrogen: Contention-Aware Hybrid Memory for Heterogeneous CPU-GPU Architectures
inferred← citeshttps://doi.org/10.1109/tc.2019.2906597openalex-snapshot
An Analytical Model for Performance and Lifetime Estimation of Hybrid DRAM-NVM Main Memories
inferred← citeshttps://doi.org/10.1109/tc.2020.2964254openalex-snapshot
Joint Management of CPU and NVDIMM for Breaking Down the Great Memory Wall
inferred← citeshttps://doi.org/10.1109/tc.2020.3036686openalex-snapshot
Adaptive Page Migration Policy With Huge Pages in Tiered Memory Systems
inferred← citeshttps://doi.org/10.1109/tcad.2020.3012213openalex-snapshot
Hardware Memory Management for Future Mobile Hybrid Memory Systems
inferred← citeshttps://doi.org/10.1109/tcad.2022.3231836openalex-snapshot
RHPM: Using Relative Hotness to Guide Page Migration for Hybrid Memory Systems
inferred← citeshttps://doi.org/10.1109/tcad.2023.3333284openalex-snapshot
AdaptHM: A Fully Adaptive Data Migration Strategy for Hybrid Memory Systems
inferred← citeshttps://doi.org/10.1109/tcad.2024.3455237openalex-snapshot
Phoenix: A Dynamically Reconfigurable Hybrid Memory System Combining Caching and Migration
inferred← citeshttps://doi.org/10.1109/tcsi.2021.3123753openalex-snapshot
A 10 Gb/s/pin Single-Ended Transmitter With Reflection-Aided Duobinary Modulation for Dual-Rank Mobile Memory Interfaces
inferred← citeshttps://doi.org/10.1109/tmscs.2015.2498549openalex-snapshot
Hybrid Main Memory for High Bandwidth Multi-Core System
inferred← citeshttps://doi.org/10.1109/tpds.2022.3227544openalex-snapshot
Exploring Memory Access Similarity to Improve Irregular Application Performance for Distributed Hybrid Memory Systems
inferred← citeshttps://doi.org/10.1145/2989081.2989113openalex-snapshot
Reliability and Performance Trade-off Study of Heterogeneous Memories
inferred← citeshttps://doi.org/10.1145/2989081.2989129openalex-snapshot
Prefetching as a Potentially Effective Technique for Hybrid Memory Optimization
inferred← citeshttps://doi.org/10.1145/3079079.3079089openalex-snapshot
Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures
inferred← citeshttps://doi.org/10.1145/3079856.3080210openalex-snapshot
Rethinking TLB Designs in Virtualized Environments
inferred← citeshttps://doi.org/10.1145/3140659.3080210openalex-snapshot
Rethinking TLB Designs in Virtualized Environments
inferred← citeshttps://doi.org/10.1145/3205289.3205312openalex-snapshot
Runtime-Guided Management of Stacked DRAM Memories in Task Parallel Programs
inferred← citeshttps://doi.org/10.1145/3205289.3208064openalex-snapshot
A Case for Granularity Aware Page Migration
inferred← citeshttps://doi.org/10.1145/3240302.3240315openalex-snapshot
A performance & power comparison of modern high-speed DRAM architectures
inferred← citeshttps://doi.org/10.1145/3297858.3304024openalex-snapshot
Nimble Page Management for Tiered Memory Systems
inferred← citeshttps://doi.org/10.1145/3297858.3304061openalex-snapshot
FlatFlash: Exploiting the Byte-Accessibility of SSDs within a Unified Memory-Storage Hierarchy
inferred← citeshttps://doi.org/10.1145/3338505openalex-snapshot
Morphable DRAM Cache Design for Hybrid Memory Systems
inferred← citeshttps://doi.org/10.1145/3357526.3357543openalex-snapshot
Page migration support for disaggregated non-volatile memories
inferred← citeshttps://doi.org/10.1145/3364179openalex-snapshot
On-the-fly Page Migration and Address Reconciliation for Heterogeneous Memory Systems
inferred← citeshttps://doi.org/10.1145/3410463.3414662openalex-snapshot
Decoupled Address Translation for Heterogeneous Memory Systems
inferred← citeshttps://doi.org/10.1145/3431803openalex-snapshot
Reliability-aware Garbage Collection for Hybrid HBM-DRAM Memories
inferred← citeshttps://doi.org/10.1145/3444750openalex-snapshot
Dynamically Adapting Page Migration Policies Based on Applications’ Memory Access Behaviors
inferred← citeshttps://doi.org/10.1145/3533855openalex-snapshot
Online Application Guidance for Heterogeneous Memory Systems
inferred← citeshttps://doi.org/10.1145/3565885openalex-snapshot
FlexHM: A Practical System for Heterogeneous Memory with Flexible and Efficient Performance Optimizations
inferred← citeshttps://doi.org/10.1145/3600006.3613167openalex-snapshot
MEMTIS: Efficient Memory Tiering with Dynamic Page Classification and Page Size Determination
inferred← citeshttps://doi.org/10.1145/3650200.3656612openalex-snapshot
HMComp: Extending Near-Memory Capacity using Compression in Hybrid Memory
inferred← citeshttps://doi.org/10.1145/3656019.3689612openalex-snapshot
Trimma: Trimming Metadata Storage and Latency for Hybrid Memory Systems
inferred← citeshttps://doi.org/10.1145/3676641.3711999openalex-snapshot
M5: Mastering Page Migration and Memory Management for CXL-based Tiered Memory Systems
inferred← citeshttps://doi.org/10.1145/3721145.3725776openalex-snapshot
MEMPLEX: A Memory System with Replication and Migration of Data for Multi-Chiplet NUMA Architectures
inferred← citeshttps://doi.org/10.1145/3777549openalex-snapshot
Harnessing Page Access Frequency Distribution for Efficient Memory Tiering
inferred← citeshttps://doi.org/10.1145/3784828.3785405openalex-snapshot
An analysis of memory access patterns in RISC-V vector workloads on heterogeneous memory architectures
inferred← citeshttps://doi.org/10.12794/metadc1505134openalex-snapshot
A Study on Flat-Address-Space Heterogeneous Memory Architectures
inferred← citeshttps://doi.org/10.12794/metadc1873542openalex-snapshot
Improving Memory Performance for Both High Performance Computing and Embedded/Edge Computing Systems
inferred← citeshttps://doi.org/10.1587/elex.14.20171002openalex-snapshot
Energy-efficient heterogeneous memory system for mobile platforms
inferred← citeshttps://doi.org/10.1587/transele.2021lhp0004openalex-snapshot
A Metadata Prefetching Mechanism for Hybrid Memory Architectures
inferred← citeshttps://doi.org/10.23919/date56975.2023.10137177openalex-snapshot
AGDM: An Adaptive Granularity Data Migration Strategy for Hybrid Memory Systems
inferred← citeshttps://doi.org/10.3390/electronics9122061openalex-snapshot
Polymorphic Memory: A Hybrid Approach for Utilizing On-Chip Memory in Manycore Systems
inferred← citeshttps://doi.org/10.3390/electronics9122158openalex-snapshot
Q-Selector-Based Prefetching Method for DRAM/NVM Hybrid Main Memory System
inferred← citeshttps://doi.org/10.3390/mi13010052openalex-snapshot
Application-Oriented Data Migration to Accelerate In-Memory Database on Hybrid Memory
inferred← citeshttps://doi.org/10.48550/arxiv.1704.02677openalex-snapshot
Banshee: Bandwidth-Efficient DRAM Caching Via Software/Hardware Cooperation
inferred← citeshttps://doi.org/10.48550/arxiv.1809.08828openalex-snapshot
Die-Stacked DRAM: Memory, Cache, or MemCache?
inferred← citeshttps://doi.org/10.5821/dissertation-2117-121194openalex-snapshot
Memory systems for high-performance computing: the capacity and reliability implications
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.