On the public citation graph

Efficient Kernel Management on GPUs

https://doi.org/10.1145/3070710
0 signed · 58 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1109/cgo.2015.7054184openalex-snapshot
Automatic data placement into GPU on-chip memory resources
inferredcites →https://doi.org/10.1109/hpca.2011.5749714openalex-snapshot
Thread block compaction for efficient SIMT control flow
inferredcites →https://doi.org/10.1109/hpca.2012.6168946openalex-snapshot
The case for GPGPU spatial multitasking
inferredcites →https://doi.org/10.1109/hpca.2014.6835937openalex-snapshot
Improving GPGPU resource utilization through alternative thread block scheduling
inferredcites →https://doi.org/10.1109/hpca.2015.7056023openalex-snapshot
Coordinated static and dynamic cache bypassing for GPUs
inferredcites →https://doi.org/10.1109/iccad.2013.6691165openalex-snapshot
An efficient compiler framework for cache bypassing on GPUs
inferredcites →https://doi.org/10.1109/iiswc.2009.5306797openalex-snapshot
Rodinia: A benchmark suite for heterogeneous computing
inferredcites →https://doi.org/10.1109/iiswc.2012.6402918openalex-snapshot
A quantitative study of irregular programs on GPUs
inferredcites →https://doi.org/10.1109/ipdps.2012.18openalex-snapshot
An Accurate GPU Performance Model for Effective Control Flow Divergence Optimization
inferredcites →https://doi.org/10.1109/isca.2014.6853208openalex-snapshot
Enabling preemptive multiprogramming on GPUs
inferredcites →https://doi.org/10.1109/ispass.2009.4919648openalex-snapshot
Analyzing CUDA workloads using a detailed GPU simulator
inferredcites →https://doi.org/10.1109/micro.2000.897345openalex-snapshot
Proceedings 33rd Annual IEEE/ACM International Symposium on Microarchitecture. MICRO-33 2000
inferredcites →https://doi.org/10.1109/micro.2007.30openalex-snapshot
Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow
inferredcites →https://doi.org/10.1109/micro.2010.44openalex-snapshot
Many-Thread Aware Prefetching Mechanisms for GPGPU Applications
inferredcites →https://doi.org/10.1109/micro.2012.16openalex-snapshot
Cache-Conscious Wavefront Scheduling
inferredcites →https://doi.org/10.1109/micro.2012.18openalex-snapshot
Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor
inferredcites →https://doi.org/10.1109/micro.2014.11openalex-snapshot
Adaptive Cache Management for Energy-Efficient GPU Computing
inferredcites →https://doi.org/10.1109/sc.2016.76openalex-snapshot
Enabling Efficient Preemption for SIMT Architectures with Lightweight Context Switching
inferredcites →https://doi.org/10.1109/tcad.2015.2424962openalex-snapshot
An Efficient Compiler Framework for Cache Bypassing on GPUs
inferredcites →https://doi.org/10.1109/tpds.2014.2313342openalex-snapshot
Efficient GPU Spatial-Temporal Multitasking
inferredcites →https://doi.org/10.1145/2155620.2155656openalex-snapshot
Improving GPU performance via large warps and two-level warp scheduling
inferredcites →https://doi.org/10.1145/2304576.2304582openalex-snapshot
Characterizing and improving the use of demand-fetched caches in GPUs
inferredcites →https://doi.org/10.1145/2451116.2451158openalex-snapshot
OWL
inferredcites →https://doi.org/10.1145/2451116.2451160openalex-snapshot
Improving GPGPU concurrency with elastic kernels
inferredcites →https://doi.org/10.1145/2485922.2485951openalex-snapshot
Orchestrated scheduling and prefetching for GPGPUs
inferredcites →https://doi.org/10.1145/2485922.2485964openalex-snapshot
GPUWattch
inferredcites →https://doi.org/10.1145/2499368.2451160openalex-snapshot
Improving GPGPU concurrency with elastic kernels
inferredcites →https://doi.org/10.1145/2540708.2540718openalex-snapshot
Divergence-aware warp scheduling
inferredcites →https://doi.org/10.1145/2597652.2597685openalex-snapshot
Unified on-chip memory allocation for SIMT architecture
inferredcites →https://doi.org/10.1145/2628071.2628101openalex-snapshot
Warp-aware trace scheduling for GPUs
inferredcites →https://doi.org/10.1145/2628071.2628107openalex-snapshot
CAWS
inferredcites →https://doi.org/10.1145/2678373.2665702openalex-snapshot
Enabling preemptive multiprogramming on GPUs
inferredcites →https://doi.org/10.1145/2749469.2750410openalex-snapshot
A variable warp size architecture
inferredcites →https://doi.org/10.1145/2751205.2751213openalex-snapshot
Enabling and Exploiting Flexible Task Assignment on GPU through SM-Centric Program Transformations
inferredcites →https://doi.org/10.1145/2751205.2751237openalex-snapshot
Locality-Driven Dynamic GPU Cache Bypassing
inferredcites →https://doi.org/10.1145/2830772.2830813openalex-snapshot
Enabling coordinated register allocation and thread-level parallelism optimization for GPUs
inferredcites →https://doi.org/10.1145/2897937.2897989openalex-snapshot
Architecting energy-efficient STT-RAM based register file on GPGPUs via delta compression
inferredcites →https://doi.org/10.1145/3018743.3018748openalex-snapshot
EffiSha
inferredcites →https://doi.org/10.3850/9783981537079_0647openalex-snapshot
Efficient Kernel Management on GPUs
inferredcites →https://doi.org/10.5555/2342788.2342798openalex-snapshot
Fine-grained resource sharing for concurrent GPGPU kernels
inferredcites →https://doi.org/10.5555/2523721.2523745openalex-snapshot
Neither more nor less: optimizing thread-level parallelism for GPGPUs
inferredcites →https://doi.org/10.5555/2738600.2738604openalex-snapshot
Automatic data placement into GPU on-chip memory resources
inferredcites →https://doi.org/10.5555/3014904.3015007openalex-snapshot
Enabling efficient preemption for SIMT architectures with lightweight context switching

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/978-3-319-67952-5_5openalex-snapshot
SysMon: Monitoring Memory Behaviors via OS Approach
inferred← citeshttps://doi.org/10.1016/j.future.2020.05.023openalex-snapshot
Fair and cache blocking aware warp scheduling for concurrent kernel execution on GPU
inferred← citeshttps://doi.org/10.1109/access.2025.3609234openalex-snapshot
Interrupt Caching: A Hardware-Assisted Interrupt Handling to Enhance System Responsiveness
inferred← citeshttps://doi.org/10.1109/cads.2017.8310677openalex-snapshot
SKERD: Reuse distance analysis for simultaneous multiple GPU kernel executions
inferred← citeshttps://doi.org/10.1109/tpds.2019.2944602openalex-snapshot
cCUDA: Effective Co-Scheduling of Concurrent Kernels on GPUs
inferred← citeshttps://doi.org/10.1109/tpds.2021.3115630openalex-snapshot
A Survey of GPU Multitasking Methods Supported by Hardware Architecture
inferred← citeshttps://doi.org/10.1142/s0218126619502451openalex-snapshot
RDMKE: Applying Reuse Distance Analysis to Multiple GPU Kernel Executions
inferred← citeshttps://doi.org/10.1145/3293883.3295734openalex-snapshot
A coordinated tiling and batching framework for efficient GEMM on GPUs
inferred← citeshttps://doi.org/10.1145/3326124openalex-snapshot
Coordinated CTA Combination and Bandwidth Partitioning for GPU Concurrent Kernel Execution
inferred← citeshttps://doi.org/10.1145/3695053.3731103openalex-snapshot
UGPU: Dynamically Constructing Unbalanced GPUs for Enhanced Resource Efficiency
inferred← citeshttps://doi.org/10.1145/3803437.3805563openalex-snapshot
IDPVerifier: Verifying Interrupt-driven Programs Efficiently via Heuristic and Reduced Partial-order Constraints
inferred← citeshttps://doi.org/10.14445/23488549/ijece-v11i5p111openalex-snapshot
Impact of Different Thread Block Sizes with Synchronization and Shared Memory on the Performance of GPGPU
inferred← citeshttps://doi.org/10.23919/date.2019.8714861openalex-snapshot
Cache-Aware Kernel Tiling: An Approach for System-Level Performance Optimization of GPU-Based Applications
inferred← citeshttps://doi.org/10.2478/amns-2024-1300openalex-snapshot
Exploration of Fine Management Mode of College Logistics Based on Digital Twin Technology
inferred← citeshttps://doi.org/10.3384/diss.diva-152469openalex-snapshot
System-Level Design of GPU-Based Embedded Systems
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.