On the public citation graph
Throughput-Optimized FPGA Accelerator for Deep Convolutional Neural Networks
0 signed · 135 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1109/92.784091openalex-snapshot
Reconfigurable pipelined 2-D convolvers for fast digital signal processing
inferredcites →https://doi.org/10.1109/cvpr.2014.223openalex-snapshot
Large-Scale Video Classification with Convolutional Neural Networks
inferredcites →https://doi.org/10.1109/cvpr.2014.81openalex-snapshot
Rich Feature Hierarchies for Accurate Object Detection and Semantic Segmentation
inferredcites →https://doi.org/10.1109/cvpr.2015.7298594openalex-snapshot
Going deeper with convolutions
inferredcites →https://doi.org/10.1109/cvpr.2015.7298789openalex-snapshot
A discriminative CNN video representation for event detection
inferredcites →https://doi.org/10.1109/cvprw.2014.131openalex-snapshot
CNN Features Off-the-Shelf: An Astounding Baseline for Recognition
inferredcites →https://doi.org/10.1109/fpl.2009.5272559openalex-snapshot
CNP: An FPGA-based processor for Convolutional Networks
inferredcites →https://doi.org/10.1109/micro.2014.58openalex-snapshot
DaDianNao: A Machine-Learning Supercomputer
inferredcites →https://doi.org/10.1109/taslp.2014.2339736openalex-snapshot
Convolutional Neural Networks for Speech Recognition
inferredcites →https://doi.org/10.1145/1390156openalex-snapshot
Proceedings of the 25th international conference on Machine learning - ICML '08
inferredcites →https://doi.org/10.1145/1390156.1390177openalex-snapshot
A unified architecture for natural language processing
inferredcites →https://doi.org/10.1145/1815961.1815993openalex-snapshot
A dynamically configurable coprocessor for convolutional neural networks
inferredcites →https://doi.org/10.1145/2684746.2689060openalex-snapshot
Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks
inferredcites →https://doi.org/10.1145/2847263.2847265openalex-snapshot
Going Deeper with Embedded FPGA Platform for Convolutional Neural Network
inferredcites →https://doi.org/10.1145/2847263.2847276openalex-snapshot
Throughput-Optimized OpenCL-based FPGA Accelerator for Large-Scale Convolutional Neural Networks
inferredcites →https://doi.org/10.1145/3065386openalex-snapshot
ImageNet classification with deep convolutional neural networks
inferredcites →https://doi.org/10.14288/1.0165555openalex-snapshot
Predicting parameters in deep learning
inferredcites →https://doi.org/10.1609/aaai.v29i1.9513openalex-snapshot
Recurrent Convolutional Neural Networks for Text Classification
inferredcites →https://doi.org/10.48550/arxiv.1306.0543openalex-snapshot
Predicting Parameters in Deep Learning
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/9781394198986.ch4openalex-snapshot
Basic Knowledge of AI Technology
inferred← citeshttps://doi.org/10.1007/978-3-030-44907-0_9openalex-snapshot
Processing Systems for Deep Learning Inference on Edge Devices
inferred← citeshttps://doi.org/10.1007/978-3-030-79478-1_17openalex-snapshot
FPGA-Based Multi-precision Architecture for Accelerating Large-Scale Floating-Point Matrix Computing
inferred← citeshttps://doi.org/10.1007/978-3-030-94705-7_15openalex-snapshot
Approximations in Deep Learning
inferred← citeshttps://doi.org/10.1007/978-3-319-78890-6_17openalex-snapshot
Embedded Vision Systems: A Review of the Literature
inferred← citeshttps://doi.org/10.1007/978-981-16-2919-8_45openalex-snapshot
An Anatomization of FPGA-Based Neural Networks
inferred← citeshttps://doi.org/10.1007/s00521-018-3761-1openalex-snapshot
A survey of FPGA-based accelerators for convolutional neural networks
inferred← citeshttps://doi.org/10.1007/s10489-022-04251-3openalex-snapshot
An efficient lightweight CNN acceleration architecture for edge computing based-on FPGA
inferred← citeshttps://doi.org/10.1007/s11227-020-03325-8openalex-snapshot
A systematic literature review on hardware implementation of artificial intelligence algorithms
inferred← citeshttps://doi.org/10.1007/s11227-020-03434-4openalex-snapshot
A novel framework for UAV returning based on FPGA
inferred← citeshttps://doi.org/10.1007/s11265-020-01606-2openalex-snapshot
Efficient Design of Pruned Convolutional Neural Networks on FPGA
inferred← citeshttps://doi.org/10.1007/s11554-019-00938-yopenalex-snapshot
A streaming architecture for Convolutional Neural Networks based on layer operations chaining
inferred← citeshttps://doi.org/10.1007/s42979-024-03247-9openalex-snapshot
Exploiting Retina Biometric Fused with Encoded Hash for Designing Watermarked Convolutional Hardware IP Against Piracy
inferred← citeshttps://doi.org/10.1016/b978-0-323-95107-4.00011-1openalex-snapshot
Machine learning algorithm for cognitive engine
inferred← citeshttps://doi.org/10.1016/j.array.2025.100622openalex-snapshot
FPGA technology in healthcare: A comprehensive review of hardware and software solutions for diagnostics, imaging, and patient care
inferred← citeshttps://doi.org/10.1016/j.image.2025.117270openalex-snapshot
FLQ: Design and implementation of hybrid multi-base full logarithmic quantization neural network acceleration architecture based on FPGA
inferred← citeshttps://doi.org/10.1016/j.iot.2025.101705openalex-snapshot
Fast and low cost FPGA-based architecture for arrhythmia detection with CNN
inferred← citeshttps://doi.org/10.1016/j.micpro.2018.03.007openalex-snapshot
CaFPGA: An automatic generation model for CNN accelerator
inferred← citeshttps://doi.org/10.1016/j.micpro.2020.102991openalex-snapshot
CoNNa–Hardware accelerator for compressed convolutional neural networks
inferred← citeshttps://doi.org/10.1016/j.micpro.2020.103136openalex-snapshot
A fast and scalable architecture to run convolutional neural networks in low density FPGAs
inferred← citeshttps://doi.org/10.1016/j.neunet.2025.108506openalex-snapshot
Two-phase collaborative model compression training for joint pruning and quantization
inferred← citeshttps://doi.org/10.1016/j.rcim.2018.12.005openalex-snapshot
A field programmable gate array implemented fibre channel switch for big data communication towards smart manufacturing
inferred← citeshttps://doi.org/10.1016/j.sysarc.2021.101991openalex-snapshot
SparkNoC: An energy-efficiency FPGA-based accelerator using optimized lightweight CNN for edge computing
inferred← citeshttps://doi.org/10.1016/j.sysarc.2021.102122openalex-snapshot
S-CNN-ESystem: An end-to-end embedded CNN inference system with low hardware cost and hardware-software time-balancing
inferred← citeshttps://doi.org/10.1016/j.sysarc.2024.103113openalex-snapshot
Pflow: An end-to-end heterogeneous acceleration framework for CNN inference on FPGAs
inferred← citeshttps://doi.org/10.1016/j.vlsi.2021.08.004openalex-snapshot
FPGA-based implementation of classification techniques: A survey
inferred← citeshttps://doi.org/10.1051/matecconf/201817301024openalex-snapshot
FPGA Accelerating Core Design Based on XNOR Neural Network Algorithm
inferred← citeshttps://doi.org/10.1088/1742-6596/1026/1/012019openalex-snapshot
A High-efficiency FPGA-based Accelerator for Convolutional Neural Networks using Winograd Algorithm
inferred← citeshttps://doi.org/10.1088/1742-6596/2025/1/012041openalex-snapshot
An Ensemble Learning Algorithm for Machinery Fault Diagnosis Based on Convolutional Neural Network and Gradient Boosting Decision Tree
inferred← citeshttps://doi.org/10.1109/access.2018.2890150openalex-snapshot
FPGA-Based Accelerators of Deep Learning Networks for Learning and Classification: A Review
inferred← citeshttps://doi.org/10.1109/access.2019.2944644openalex-snapshot
A Simplified Speaker Recognition System Based on FPGA Platform
inferred← citeshttps://doi.org/10.1109/access.2020.2994657openalex-snapshot
A Scalable Architecture for Accelerating Multi-operation and Continuous Floating-point Matrix Computing on FPGAs
inferred← citeshttps://doi.org/10.1109/access.2020.3000444openalex-snapshot
A Configurable Architecture for Running Hybrid Convolutional Neural Networks in Low-Density FPGAs
inferred← citeshttps://doi.org/10.1109/access.2022.3204038openalex-snapshot
A Compressed Data Partition and Loop Scheduling Scheme for Neural Networks
inferred← citeshttps://doi.org/10.1109/access.2026.3722066openalex-snapshot
Sensor Technologies for Arc Fault Detection in Naval Ship Power Systems: Applications, Challenges, and Future Prospects—A Review
inferred← citeshttps://doi.org/10.1109/aiahpc66801.2025.11290380openalex-snapshot
An ARM+FPGA SoC Architecture for Efficient Image Processing Using DDR-Cached DPR
inferred← citeshttps://doi.org/10.1109/dac.2018.8465866openalex-snapshot
DrAcc: a DRAM based Accelerator for Accurate CNN Inference
inferred← citeshttps://doi.org/10.1109/dac18072.2020.9218581openalex-snapshot
FTDL: A Tailored FPGA-Overlay for Deep Learning with High Scalability
inferred← citeshttps://doi.org/10.1109/dcis53048.2021.9666159openalex-snapshot
Exploiting Correlation in Stochastic Computing based Deep Neural Networks
inferred← citeshttps://doi.org/10.1109/ddecs52668.2021.9417026openalex-snapshot
AdequateDL: Approximating Deep Learning Accelerators
inferred← citeshttps://doi.org/10.1109/dsd.2018.00070openalex-snapshot
CoNNA – Compressed CNN Hardware Accelerator
inferred← citeshttps://doi.org/10.1109/ewdts.2017.8110048openalex-snapshot
AIScale — A coarse grained reconfigurable CNN hardware accelerator
inferred← citeshttps://doi.org/10.1109/fpl.2018.00075openalex-snapshot
Lite-CNN: A High-Performance Architecture to Execute CNNs in Low Density FPGAs
inferred← citeshttps://doi.org/10.1109/fpl.2019.00061openalex-snapshot
Scaling the Cascades: Interconnect-Aware FPGA Implementation of Machine Learning Problems
inferred← citeshttps://doi.org/10.1109/fpl.2019.00062openalex-snapshot
Hybrid Dot-Product Calculation for Convolutional Neural Networks in FPGA
inferred← citeshttps://doi.org/10.1109/fpl53798.2021.00061openalex-snapshot
Increasing Flexibility of FPGA-based CNN Accelerators with Dynamic Partial Reconfiguration
inferred← citeshttps://doi.org/10.1109/icassp40776.2020.9053977openalex-snapshot
DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architectures
inferred← citeshttps://doi.org/10.1109/icbaie49996.2020.00029openalex-snapshot
Review of Deep Learning Parallelization and Its Application in Spatial Data Mining
inferred← citeshttps://doi.org/10.1109/iccc51575.2020.9345248openalex-snapshot
CNN Weight Parameter Quantization Method for FPGA
inferred← citeshttps://doi.org/10.1109/iccs66653.2025.11569715openalex-snapshot
A Lightweight CNN Accelerator with Systolic Array Based on FPGA
inferred← citeshttps://doi.org/10.1109/icctit64404.2024.10928592openalex-snapshot
Python to FPGA: Automatic Implementation of custom CNN Model on FPGA
inferred← citeshttps://doi.org/10.1109/ipdpsw50202.2020.00142openalex-snapshot
Enhancing the Utilization of Dot-Product Engines in Deep Learning Accelerators
inferred← citeshttps://doi.org/10.1109/iscait64916.2025.11010717openalex-snapshot
Multi-Modal Traffic Flow Prediction with Dynamic FPGA Reconfiguration for Efficient Edge Computing
inferred← citeshttps://doi.org/10.1109/iscas.2019.8702780openalex-snapshot
Towards a Uniform Architecture for the Efficient Implementation of 2D and 3D Deconvolutional Neural Networks on FPGAs
inferred← citeshttps://doi.org/10.1109/ises58672.2023.00040openalex-snapshot
Designing Optimized and Secured Reusable Convolutional Hardware Accelerator Against IP Piracy Using Retina Biometrics
inferred← citeshttps://doi.org/10.1109/ispa-bdcloud-sustaincom-socialcom48970.2019.00198openalex-snapshot
An Efficient Parallel Successive Cancellation List Polar Decoder Based on GPUs
inferred← citeshttps://doi.org/10.1109/ispds51347.2020.00060openalex-snapshot
A Time-efficient and High-performance FPGA-based Continuous Floating-point Matrix Computing Accelerating Architecture for Control System
inferred← citeshttps://doi.org/10.1109/itaic.2019.8785800openalex-snapshot
The Design of Lightweight and Multi Parallel CNN Accelerator Based on FPGA
inferred← citeshttps://doi.org/10.1109/jas.2020.1003021openalex-snapshot
Artificial intelligence applications in the development of autonomous vehicles: a survey
inferred← citeshttps://doi.org/10.1109/lascas64004.2025.10966269openalex-snapshot
A Low-Cost Accelerator for License Plate Character Recognition Using Convolutional Neural Networks
inferred← citeshttps://doi.org/10.1109/raeeucci63961.2025.11048258openalex-snapshot
Hardware Accelerated Deep Learning for Real-Time Handwritten Signature Verification
inferred← citeshttps://doi.org/10.1109/raeeucci63961.2025.11048262openalex-snapshot
FPGA-Based Automated Coin Recognition and Denomination System
inferred← citeshttps://doi.org/10.1109/sbac-pad53543.2021.00015openalex-snapshot
SECDA: Efficient Hardware/Software Co-Design of FPGA-based DNN Accelerators for Edge Inference
inferred← citeshttps://doi.org/10.1109/siu53274.2021.9477823openalex-snapshot
An Energy-Efficient FPGA-based Convolutional Neural Network Implementation
inferred← citeshttps://doi.org/10.1109/socc46988.2019.1570553982openalex-snapshot
A Power-Efficient Programmable DCNN Processor for Intelligent Sensing
inferred← citeshttps://doi.org/10.1109/tcad.2020.3011650openalex-snapshot
Cheetah: An Accurate Assessment Mechanism and a High-Throughput Acceleration Architecture Oriented Toward Resource Efficiency
inferred← citeshttps://doi.org/10.1109/tce.2022.3190069openalex-snapshot
Secured Convolutional Layer IP Core in Convolutional Neural Network Using Facial Biometric
inferred← citeshttps://doi.org/10.1109/telfor.2017.8249397openalex-snapshot
IP core for efficient zero-run length compression of CNN feature maps
inferred← citeshttps://doi.org/10.1109/tetci.2024.3510295openalex-snapshot
Low-Bit Mixed-Precision Quantization and Acceleration of CNN for FPGA Deployment
inferred← citeshttps://doi.org/10.1109/tetci.2025.3551934openalex-snapshot
Reconfigurable Digital FPGA Implementations for Neuromorphic Computing: A Survey on Recent Advances and Future Directions
inferred← citeshttps://doi.org/10.1109/tifs.2021.3106169openalex-snapshot
Stealing Neural Network Structure Through Remote FPGA Side-Channel Analysis
inferred← citeshttps://doi.org/10.1109/tla.2020.9082927openalex-snapshot
Review of prominent strategies for mapping CNNs onto embedded systems
inferred← citeshttps://doi.org/10.1109/tnnls.2021.3055814openalex-snapshot
FPGA-Based High-Throughput CNN Hardware Accelerator With High Computing Resource Utilization Ratio
inferred← citeshttps://doi.org/10.1109/tnnls.2022.3166799openalex-snapshot
Fully Parallel Stochastic Computing Hardware Implementation of Convolutional Neural Networks for Edge Computing Applications
inferred← citeshttps://doi.org/10.1109/ubmyk48245.2019.8965628openalex-snapshot
FPGA-Based Optimized Convolutional Neural Network Framework for Handwritten Digit Recognition
inferred← citeshttps://doi.org/10.1142/s0218126623500755openalex-snapshot
A Resource Efficient CNN Accelerator for Sensor Signal Processing Based on FPGA
inferred← citeshttps://doi.org/10.1145/3234804.3234806openalex-snapshot
Design and Implementation of Convolutional Neural Network Accelerator with Variable Layer-by-layer Debugging
inferred← citeshttps://doi.org/10.1145/3270764openalex-snapshot
High-Efficiency Convolutional Ternary Neural Networks with Custom Adder Trees and Weight Compression
inferred← citeshttps://doi.org/10.1145/3283452openalex-snapshot
Instruction Driven Cross-layer CNN Accelerator for Fast Detection on FPGA
inferred← citeshttps://doi.org/10.1145/3289602.3293905openalex-snapshot
Reconfigurable Convolutional Kernels for Neural Networks on FPGAs
inferred← citeshttps://doi.org/10.1145/3294768openalex-snapshot
Introduction to the Special Section on Deep Learning in FPGAs
inferred← citeshttps://doi.org/10.1145/3505711.3505720openalex-snapshot
Efficient Fruit and Vegetable Classification and Counting for Retail Applications Using Deep Learning
inferred← citeshttps://doi.org/10.1145/3546182openalex-snapshot
Efficient Design of Low Bitwidth Convolutional Neural Networks on FPGA with Optimized Dot Product Units
inferred← citeshttps://doi.org/10.1177/00405175211048156openalex-snapshot
Research and implementation of a fabric printing detection system based on a field programmable gate array and deep neural network
inferred← citeshttps://doi.org/10.1360/ssi-2024-0351openalex-snapshot
FPGA Overlay processor for AI computing
inferred← citeshttps://doi.org/10.1587/elex.16.20190633openalex-snapshot
A streaming accelerator of Convolutional Neural Networks for resource-limited applications
inferred← citeshttps://doi.org/10.1587/transfun.e102.a.1813openalex-snapshot
Implementation and Area Optimization of LUT6 Based Convolution Structure on FPGA
inferred← citeshttps://doi.org/10.1587/transinf.2022edp7155openalex-snapshot
Implementation of Fully-Pipelined CNN Inference Accelerator on FPGA and HBM2 Platform
inferred← citeshttps://doi.org/10.2139/ssrn.5958173openalex-snapshot
A Fast, Hessian-Free Pruning Framework for Efficient Compression of Large Language Models
inferred← citeshttps://doi.org/10.23919/date.2018.8342100openalex-snapshot
Real-time object detection towards high power efficiency
inferred← citeshttps://doi.org/10.23919/date.2018.8342164openalex-snapshot
Overview of the state of the art in embedded machine learning
inferred← citeshttps://doi.org/10.23919/date69613.2026.11539097openalex-snapshot
DyGen: A Constant-Time Kernel Generator for Dynamic-Shape Neural Networks
inferred← citeshttps://doi.org/10.3390/a12080154openalex-snapshot
A Survey of Convolutional Neural Networks on Edge with Reconfigurable Computing
inferred← citeshttps://doi.org/10.3390/a16020110openalex-snapshot
Model Parallelism Optimization for CNN FPGA Accelerator
inferred← citeshttps://doi.org/10.3390/app122110771openalex-snapshot
A Review of the Optimal Design of Neural Networks Based on FPGA
inferred← citeshttps://doi.org/10.3390/app13010093openalex-snapshot
Flexible Convolver for Convolutional Neural Networks Deployment onto Hardware-Oriented Applications
inferred← citeshttps://doi.org/10.3390/app13074144openalex-snapshot
FPGA Implementation of a Deep Learning Acceleration Core Architecture for Image Target Detection
inferred← citeshttps://doi.org/10.3390/app15010422openalex-snapshot
Optimizing Deep Learning Acceleration on FPGA for Real-Time and Resource-Efficient Image Classification
inferred← citeshttps://doi.org/10.3390/app8040504openalex-snapshot
An FPGA Implementation of a Convolutional Auto-Encoder
inferred← citeshttps://doi.org/10.3390/electronics11071029openalex-snapshot
A Survey of Network-Based Hardware Accelerators
inferred← citeshttps://doi.org/10.3390/electronics12020267openalex-snapshot
A Method for Calculating the Derivative of Activation Functions Based on Piecewise Linear Approximation
inferred← citeshttps://doi.org/10.3390/electronics14203993openalex-snapshot
Optimized Implementation of YOLOv3-Tiny for Real-Time Image and Video Recognition on FPGA
inferred← citeshttps://doi.org/10.3390/electronics15122695openalex-snapshot
FPGA-Based Reconfigurable SoCs for Safety-Critical AI Inference: A Systematic Literature Review
inferred← citeshttps://doi.org/10.3390/electronics8070803openalex-snapshot
Efficient Implementation of 2D and 3D Sparse Deconvolutional Neural Networks with a Uniform Architecture on FPGAs
inferred← citeshttps://doi.org/10.3390/electronics8111321openalex-snapshot
Fast Convolutional Neural Networks in Low Density FPGAs Using Zero-Skipping and Weight Pruning
inferred← citeshttps://doi.org/10.3390/s23239437openalex-snapshot
A Multiplier-Free Convolution Neural Network Hardware Accelerator for Real-Time Bearing Condition Detection of CNC Machinery
inferred← citeshttps://doi.org/10.36287/ijmsit.6.1.38openalex-snapshot
Efficient Hardware Optimization for CNN
inferred← citeshttps://doi.org/10.48550/arxiv.2001.03535openalex-snapshot
AutoDNNchip: An Automated DNN Chip Predictor and Builder for Both FPGAs and ASICs
inferred← citeshttps://doi.org/10.48550/arxiv.2006.12439openalex-snapshot
Fully-parallel Convolutional Neural Network Hardware
inferred← citeshttps://doi.org/10.5937/telfor1801044eopenalex-snapshot
IP core for efficient zero-run length compression of CNN feature maps
inferred← citeshttps://doi.org/10.70675/88c8fb7dz3228z4c3cz926cz62f365d6d2d7openalex-snapshot
Reconfigurable hardware acceleration of CNNs on FPGA-based smart cameras
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.