On the public citation graph

Introduction to Hardware Security

https://doi.org/10.3390/electronics4040763

0 signed · 204 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/11894063_21openalex-snapshot

Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style

inferredcites →https://doi.org/10.1007/3-540-36400-5openalex-snapshot

Cryptographic Hardware and Embedded Systems - CHES 2002

inferredcites →https://doi.org/10.1007/3-540-44709-1_21openalex-snapshot

Electromagnetic Analysis: Concrete Results

inferredcites →https://doi.org/10.1007/3-540-45418-7_17openalex-snapshot

ElectroMagnetic Analysis (EMA): Measures and Counter-measures for Smart Cards

inferredcites →https://doi.org/10.1007/3-540-48405-1_25openalex-snapshot

Differential Power Analysis

inferredcites →https://doi.org/10.1007/3-540-68697-5_9openalex-snapshot

Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems

inferredcites →https://doi.org/10.1007/978-1-4419-8080-9openalex-snapshot

Introduction to Hardware Security and Trust

inferredcites →https://doi.org/10.1007/978-1-4419-8080-9_4openalex-snapshot

Security Based on Physical Unclonability and Disorder

inferredcites →https://doi.org/10.1007/978-3-540-24660-2_18openalex-snapshot

Hardware Countermeasures against DPA – A Statistical Analysis of Their Effectiveness

inferredcites →https://doi.org/10.1007/978-3-540-28632-5_25openalex-snapshot

Efficient Countermeasures against RPA, DPA, and SPA

inferredcites →https://doi.org/10.1007/978-3-540-87403-4_1openalex-snapshot

Guest-Transparent Prevention of Kernel Rootkits with VMM-Based Memory Shadowing

inferredcites →https://doi.org/10.1007/978-3-642-04138-9_27openalex-snapshot

Trojan Side-Channels: Lightweight Hardware Trojans through Side-Channel Engineering

inferredcites →https://doi.org/10.1007/978-3-642-04138-9_28openalex-snapshot

MERO: A Statistical Approach for Hardware Trojan Detection

inferredcites →https://doi.org/10.1007/978-3-642-04431-1_16openalex-snapshot

SVD-Based Ghost Circuitry Detection

inferredcites →https://doi.org/10.1007/978-3-642-15031-9_23openalex-snapshot

An Alternative to Error Correction for SRAM-Like PUFs

inferredcites →https://doi.org/10.1007/978-3-642-23951-9openalex-snapshot

Cryptographic Hardware and Embedded Systems - CHES 2011 - 13th International Workshop, Nara, Japan, September 28 - October 1, 2011. Proceedings

inferredcites →https://doi.org/10.1007/978-3-642-29912-4_8openalex-snapshot

A New Scan Attack on RSA in Presence of Industrial Countermeasures

inferredcites →https://doi.org/10.1007/978-3-642-40349-1_12openalex-snapshot

Stealthy Dopant-Level Hardware Trojans

inferredcites →https://doi.org/10.1016/b978-155860714-9/50009-2openalex-snapshot

Robust Watermarking

inferredcites →https://doi.org/10.1016/j.comnet.2005.01.010openalex-snapshot

Remote timing attacks are practical

inferredcites →https://doi.org/10.1016/j.cose.2009.03.002openalex-snapshot

Providing secure execution environments with a last line of defense against Trojan circuit attacks

inferredcites →https://doi.org/10.1016/j.scico.2004.01.003openalex-snapshot

Building certified libraries for PCC: dynamic storage allocation

inferredcites →https://doi.org/10.1023/b:jars.0000021012.97318.e9openalex-snapshot

A Syntactic Approach to Foundational Proof-Carrying Code

inferredcites →https://doi.org/10.1109/async.2002.1000311openalex-snapshot

Improving smart card security using self-timed circuits

inferredcites →https://doi.org/10.1109/ats.2014.69openalex-snapshot

Leveraging Emerging Technology for Hardware Security - Case Study on Silicon Nanowire FETs and Graphene SymFETs

inferredcites →https://doi.org/10.1109/date.2006.244019openalex-snapshot

A secure Scan Design Methodology

inferredcites →https://doi.org/10.1109/date.2008.4484823openalex-snapshot

EPIC: Ending Piracy of Integrated Circuits

inferredcites →https://doi.org/10.1109/date.2012.6176634openalex-snapshot

Logic encryption: A fault analysis perspective

inferredcites →https://doi.org/10.1109/dft.2012.6378191openalex-snapshot

Parametric counterfeit IC detection via Support Vector Machines

inferredcites →https://doi.org/10.1109/dft.2012.6378192openalex-snapshot

Path-delay fingerprinting for identification of recovered ICs

inferredcites →https://doi.org/10.1109/ets.2013.6569368openalex-snapshot

Reconciling the IC test and security dichotomy

inferredcites →https://doi.org/10.1109/fits.2003.1264926openalex-snapshot

Foundational proof-carrying code

inferredcites →https://doi.org/10.1109/fpl.2010.59openalex-snapshot

Proof-Carrying Hardware: Runtime Formal Verification for Secure Dynamic Reconfiguration

inferredcites →https://doi.org/10.1109/hpca.2010.5416657openalex-snapshot

Scalable architectural support for trusted software

inferredcites →https://doi.org/10.1109/hst.2008.4559037openalex-snapshot

Sensitivity analysis to hardware Trojans using power supply transient signals

inferredcites →https://doi.org/10.1109/hst.2008.4559049openalex-snapshot

Hardware Trojan detection using path delay fingerprint

inferredcites →https://doi.org/10.1109/hst.2009.5224959openalex-snapshot

OS support for detecting Trojan circuit attacks

inferredcites →https://doi.org/10.1109/hst.2009.5224960openalex-snapshot

VITAMIN: Voltage inversion technique to ascertain malicious insertions in ICs

inferredcites →https://doi.org/10.1109/hst.2009.5224968openalex-snapshot

New design strategy for improving hardware Trojan detection and reducing Trojan activation time

inferredcites →https://doi.org/10.1109/hst.2009.5224971openalex-snapshot

Experiences in Hardware Trojan design and implementation

inferredcites →https://doi.org/10.1109/hst.2010.5513114openalex-snapshot

Trusted RTL: Trojan detection methodology in pre-silicon designs

inferredcites →https://doi.org/10.1109/hst.2011.5954988openalex-snapshot

Enhancing security via provably trustworthy hardware intellectual property

inferredcites →https://doi.org/10.1109/hst.2011.5954998openalex-snapshot

Case study: Detecting hardware Trojans in third-party digital IP cores

inferredcites →https://doi.org/10.1109/hst.2013.6581573openalex-snapshot

Cycle-accurate information assurance by proof-carrying based signal sensitivity tracing

inferredcites →https://doi.org/10.1109/hst.2013.6581574openalex-snapshot

On hardware Trojan design and implementation at register-transfer level

inferredcites →https://doi.org/10.1109/hst.2014.6855560openalex-snapshot

Split-fabrication obfuscation: Metrics and techniques

inferredcites →https://doi.org/10.1109/hst.2014.6855587openalex-snapshot

DWM-PUF: A low-overhead, memory-based security primitive

inferredcites →https://doi.org/10.1109/iccad.2008.4681643openalex-snapshot

Power supply signal calibration techniques for improving detection resolution to hardware Trojans

inferredcites →https://doi.org/10.1109/iccad.2013.6691149openalex-snapshot

Hardware Trojans in wireless cryptographic ICs: Silicon demonstration & detection method evaluation

inferredcites →https://doi.org/10.1109/iccad.2013.6691208openalex-snapshot

A proof-carrying based framework for trusted microprocessor IP

inferredcites →https://doi.org/10.1109/iccad.2014.7001345openalex-snapshot

A non-volatile memory based physically unclonable function without helper data

inferredcites →https://doi.org/10.1109/iccad.2014.7001362openalex-snapshot

Hardware obfuscation using PUF-based logic

inferredcites →https://doi.org/10.1109/iccd.2011.6081410openalex-snapshot

Blue team red team approach to hardware trust assessment

inferredcites →https://doi.org/10.1109/icecs.2010.5724725openalex-snapshot

DFTT: Design for Trojan Test

inferredcites →https://doi.org/10.1109/isias.2010.5604061openalex-snapshot

Fault attack on AES with single-bit induced faults

inferredcites →https://doi.org/10.1109/isscc.2012.6177067openalex-snapshot

Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory

inferredcites →https://doi.org/10.1109/isvlsi.2012.40openalex-snapshot

Nano-PPUF: A Memristor-Based Security Primitive

inferredcites →https://doi.org/10.1109/isvlsi.2014.54openalex-snapshot

Design-for-Security vs. Design-for-Testability: A Case Study on DFT Chain in Cryptographic Circuits

inferredcites →https://doi.org/10.1109/mc.2010.284openalex-snapshot

Ending Piracy of Integrated Circuits

inferredcites →https://doi.org/10.1109/mc.2010.299openalex-snapshot

Trustworthy Hardware: Identifying and Classifying Hardware Trojans

inferredcites →https://doi.org/10.1109/mdt.2010.21openalex-snapshot

Hardware Trojans in Wireless Cryptographic ICs

inferredcites →https://doi.org/10.1109/mdt.2010.25openalex-snapshot

Secure and robust error correction for physical unclonable functions

inferredcites →https://doi.org/10.1109/mdt.2010.7openalex-snapshot

A Survey of Hardware Trojan Taxonomy and Detection

inferredcites →https://doi.org/10.1109/nano.2014.6968027openalex-snapshot

A novel geometry based MRAM PUF

inferredcites →https://doi.org/10.1109/reconfig.2009.31openalex-snapshot

Proof-Carrying Hardware: Towards Runtime Verification of Reconfigurable Modules

inferredcites →https://doi.org/10.1109/recosoc.2011.5981499openalex-snapshot

Achieving hardware security for reconfigurable systems on chip by a proof-carrying code approach

inferredcites →https://doi.org/10.1109/sp.2007.36openalex-snapshot

Trojan Detection using IC Fingerprinting

inferredcites →https://doi.org/10.1109/sp.2010.18openalex-snapshot

Overcoming an Untrusted Computing Base: Detecting and Removing Malicious Hardware Automatically

inferredcites →https://doi.org/10.1109/sp.2011.32openalex-snapshot

Defeating UCI: Building Stealthy and Malicious Hardware

inferredcites →https://doi.org/10.1109/tc.2013.193openalex-snapshot

Fault Analysis-Based Logic Encryption

inferredcites →https://doi.org/10.1109/tcad.2005.862745openalex-snapshot

Secure Scan: A Design-for-Test Architecture for Crypto Chips

inferredcites →https://doi.org/10.1109/tcad.2007.906483openalex-snapshot

Secured Flipped Scan-Chain Model for Crypto-Architecture

inferredcites →https://doi.org/10.1109/tcad.2014.2366876openalex-snapshot

Aging Adaption in Integrated Circuits Using a Novel Built-In Sensor

inferredcites →https://doi.org/10.1109/tdsc.2007.70215openalex-snapshot

Securing Designs against Scan-Based Side-Channel Attacks

inferredcites →https://doi.org/10.1109/test.2004.1386969openalex-snapshot

Scan based side channel attack on dedicated hardware implementations of Data Encryption Standard

inferredcites →https://doi.org/10.1109/tifs.2011.2136339openalex-snapshot

An Experimental Analysis of Power and Delay Signal-to-Noise Requirements for Detecting Trojans and Methods for Achieving the Required Detection Sensitivities

inferredcites →https://doi.org/10.1109/tifs.2011.2160627openalex-snapshot

Proof-Carrying Hardware Intellectual Property: A Pathway to Trusted Module Acquisition

inferredcites →https://doi.org/10.1109/tifs.2013.2279798openalex-snapshot

PUF Modeling Attacks on Simulated and Silicon Data

inferredcites →https://doi.org/10.1109/vlsi.design.2009.22openalex-snapshot

A Novel Sustained Vector Technique for the Detection of Hardware Trojans

inferredcites →https://doi.org/10.1109/vts.2007.89openalex-snapshot

VIm-Scan: A Low Overhead Scan Design Approach for Protection of Secret Key in Scan-Based Secure Chips

inferredcites →https://doi.org/10.1109/vts.2012.6231061openalex-snapshot

Are advanced DfT structures sufficient for preventing scan-attacks?

inferredcites →https://doi.org/10.1109/vts.2012.6231062openalex-snapshot

Proof carrying-based information flow tracking for data secrecy protection and hardware trust

inferredcites →https://doi.org/10.1109/wifs.2012.6412622openalex-snapshot

Machine learning attacks on 65nm Arbiter PUFs: Accurate modeling poses strict bounds on usability

inferredcites →https://doi.org/10.1117/1.1494075openalex-snapshot

Book Review: Digital Watermarking

inferredcites →https://doi.org/10.1145/1080695.1069971openalex-snapshot

Architecture for Protecting Critical Secrets in Microprocessors

inferredcites →https://doi.org/10.1145/1133255.1134028openalex-snapshot

Modular verification of assembly code with stack-based control abstractions

inferredcites →https://doi.org/10.1145/1278480.1278484openalex-snapshot

Physical unclonable functions for device authentication and secret key generation

inferredcites →https://doi.org/10.1145/1294261.1294294openalex-snapshot

SecVisor

inferredcites →https://doi.org/10.1145/1315245.1315262openalex-snapshot

Stealthy malware detection through vmm-based "out-of-the-box" semantic view reconstruction

inferredcites →https://doi.org/10.1145/1346281.2181012openalex-snapshot

Designing and implementing malicious processors

inferredcites →https://doi.org/10.1145/1366110.1366196openalex-snapshot

Guided test generation for isolation and detection of embedded trojans in ics

inferredcites →https://doi.org/10.1145/1403375.1403631openalex-snapshot

EPIC

inferredcites →https://doi.org/10.1145/1403375.1403703openalex-snapshot

Towards trojan-free trusted ICs

inferredcites →https://doi.org/10.1145/1629911.1630091openalex-snapshot

Hardware Trojan horse detection using gate-level characterization

inferredcites →https://doi.org/10.1145/1687399.1687425openalex-snapshot

MOLES

inferredcites →https://doi.org/10.1145/1866307.1866335openalex-snapshot

Modeling attacks on physical unclonable functions

inferredcites →https://doi.org/10.1145/2024724.2024947openalex-snapshot

Power-gated MOS current mode logic (PG-MCML)

inferredcites →https://doi.org/10.1145/2150976.2151022openalex-snapshot

Architectural support for hypervisor-secure virtualization

inferredcites →https://doi.org/10.1145/2248487.2151022openalex-snapshot

Architectural support for hypervisor-secure virtualization

inferredcites →https://doi.org/10.1145/2382196.2382323openalex-snapshot

Hardware enhanced security

inferredcites →https://doi.org/10.1145/2459976.2459985openalex-snapshot

Interlocking obfuscation for anti-tamper hardware

inferredcites →https://doi.org/10.1145/2487726.2488368openalex-snapshot

Innovative instructions and software model for isolated execution

inferredcites →https://doi.org/10.1145/2508859.2516654openalex-snapshot

FANCI

inferredcites →https://doi.org/10.1145/2508859.2516656openalex-snapshot

Security analysis of integrated circuit camouflaging

inferredcites →https://doi.org/10.1145/2591635.2667184openalex-snapshot

AEGIS

inferredcites →https://doi.org/10.1145/2593069.2593123openalex-snapshot

Detecting Reliability Attacks during Split Fabrication using Test-only BEOL Stack

inferredcites →https://doi.org/10.1145/2593069.2596681openalex-snapshot

FIGHT-Metric

inferredcites →https://doi.org/10.1145/263699.263712openalex-snapshot

Proof-carrying code

inferredcites →https://doi.org/10.1145/2670967.2670969openalex-snapshot

Hardware-software collaboration for secure coexistence with kernel extensions

inferredcites →https://doi.org/10.1145/2744769.2744922openalex-snapshot

TyTAN

inferredcites →https://doi.org/10.1145/2744769.2747939openalex-snapshot

Pre-silicon security verification and validation

inferredcites →https://doi.org/10.1145/356989.357005openalex-snapshot

Architectural support for copy and tamper resistant software

inferredcites →https://doi.org/10.1145/378995.379237openalex-snapshot

Architectural support for copy and tamper resistant software

inferredcites →https://doi.org/10.1145/504709.504712openalex-snapshot

An indexed model of recursive types for foundational proof-carrying code

inferredcites →https://doi.org/10.1155/2010/180242openalex-snapshot

Proof-Carrying Hardware: Concept and Prototype Tool Flow for Online Verification

inferredcites →https://doi.org/10.3390/electronics4030541openalex-snapshot

Beyond the Interconnections: Split Manufacturing in RF Designs

inferredcites →https://doi.org/10.48456/tr-858openalex-snapshot

CHERI: A RISC capability machine for practical memory safety

inferredcites →https://doi.org/10.5555/1509456.1509596openalex-snapshot

Power supply signal calibration techniques for improving detection resolution to hardware Trojans

inferredcites →https://doi.org/10.5555/1899721.1899821openalex-snapshot

Scan-based attack against elliptic curve cryptosystems

inferredcites →https://doi.org/10.5555/2485288.2485591openalex-snapshot

Is split manufacturing secure

inferredcites →https://doi.org/10.5555/2492708.2492947openalex-snapshot

Logic encryption: a fault analysis perspective

inferredcites →https://doi.org/10.5555/2492708.2492949openalex-snapshot

Post-deployment trust evaluation in wireless cryptographic ICs

inferredcites →https://doi.org/10.5555/2492708.2493035openalex-snapshot

A sensor-assisted self-authentication framework for hardware trojan detection

inferredcites →https://doi.org/10.5555/2561828.2561908openalex-snapshot

Hardware Trojans in wireless cryptographic ICs: silicon demonstration & detection method evaluation

inferredcites →https://doi.org/10.5555/2561828.2561986openalex-snapshot

A proof-carrying based framework for trusted microprocessor IP

inferredcites →https://doi.org/10.5555/2616606.2616718openalex-snapshot

Real-time trust evaluation in integrated circuits

inferredcites →https://doi.org/10.7873/date.2013.261openalex-snapshot

Is Split Manufacturing Secure?

inferredcites →https://doi.org/10.7873/date2014.104openalex-snapshot

Real-time trust evaluation in integrated circuits

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/smll.202509193openalex-snapshot

Stimulus‐Gated Neuromorphic Watermarking With 2D Siloxene‐Based UV Synaptic Phototransistors for Next‐Generation IC Security

inferred← citeshttps://doi.org/10.1007/978-3-030-01177-2_67openalex-snapshot

Ternary Computing to Strengthen Cybersecurity

inferred← citeshttps://doi.org/10.1007/978-3-030-12385-7_55openalex-snapshot

Response-Based Cryptographic Methods with Ternary Physical Unclonable Functions

inferred← citeshttps://doi.org/10.1007/978-3-030-22868-2_37openalex-snapshot

Password Manager Combining Hashing Functions and Ternary PUFs

inferred← citeshttps://doi.org/10.1007/978-3-030-41247-0_3openalex-snapshot

IC Camouflaging Optimization and Evaluation

inferred← citeshttps://doi.org/10.1007/978-3-030-52243-8_22openalex-snapshot

Statistical Analysis to Optimize the Generation of Cryptographic Keys from Physical Unclonable Functions

inferred← citeshttps://doi.org/10.1007/978-3-030-80129-8_67openalex-snapshot

Tamper Sensitive Ternary ReRAM-Based PUFs

inferred← citeshttps://doi.org/10.1007/978-3-030-89912-7_3openalex-snapshot

A CRYSTALS-Dilithium Response-Based Cryptography Engine Using GPGPU

inferred← citeshttps://doi.org/10.1007/978-3-031-33386-6openalex-snapshot

Trends in Data Protection and Encryption Technologies

inferred← citeshttps://doi.org/10.1007/978-3-031-33386-6_38openalex-snapshot

Secure Smartphone

inferred← citeshttps://doi.org/10.1007/978-3-031-71518-1_4openalex-snapshot

Exploiting the Latched Ring Oscillator Cell as a Compact PUF Architecture on FPGA

inferred← citeshttps://doi.org/10.1007/978-3-032-09586-2_2openalex-snapshot

Background

inferred← citeshttps://doi.org/10.1007/978-3-319-44318-8_9openalex-snapshot

Ring Oscillators and Hardware Trojan Detection

inferred← citeshttps://doi.org/10.1007/978-3-319-50380-6_10openalex-snapshot

Enhancing Secure Elements—Technology and Architecture

inferred← citeshttps://doi.org/10.1007/978-981-97-4540-1_31openalex-snapshot

Hardware Security in Evolving FinTech Landscape

inferred← citeshttps://doi.org/10.1007/s10776-018-0391-6openalex-snapshot

A ReRAM Physically Unclonable Function (ReRAM PUF)-Based Approach to Enhance Authentication Security in Software Defined Wireless Networks

inferred← citeshttps://doi.org/10.1007/s10836-022-05984-2openalex-snapshot

Hardware Obfuscation for IP Protection of DSP Applications

inferred← citeshttps://doi.org/10.1007/s11277-024-11334-6openalex-snapshot

Hardware Trojans Detection and Prevention Techniques Review

inferred← citeshttps://doi.org/10.1007/s11390-018-1807-6openalex-snapshot

Spear and Shield: Evolution of Integrated Circuit Camouflaging

inferred← citeshttps://doi.org/10.1007/s41635-020-00094-xopenalex-snapshot

Key Update Countermeasure for Correlation-Based Side-Channel Attacks

inferred← citeshttps://doi.org/10.1007/s41635-025-00164-yopenalex-snapshot

Towards Hardware Trojan Resilient Convolutional Neural Network Accelerators

inferred← citeshttps://doi.org/10.1016/j.cose.2019.05.005openalex-snapshot

Theorem proof based gate level information flow tracking for hardware security verification

inferred← citeshttps://doi.org/10.1016/j.memori.2026.100138openalex-snapshot

True random number generators in modern cryptography: A review

inferred← citeshttps://doi.org/10.1016/j.vlsi.2018.10.009openalex-snapshot

Parallelizing SAT-based de-camouflaging attacks by circuit partitioning and conflict avoiding

inferred← citeshttps://doi.org/10.1021/acsnano.1c07292openalex-snapshot

Secure Electronics Enabled by Atomically Thin and Photosensitive Two-Dimensional Memtransistors

inferred← citeshttps://doi.org/10.1108/bij-06-2021-0336openalex-snapshot

Decision model with quantification of buyer-supplier trust in advanced technology enterprises

inferred← citeshttps://doi.org/10.1109/access.2019.2908780openalex-snapshot

A Review on the Application of Blockchain to the Next Generation of Cybersecure Industry 4.0 Smart Factories

inferred← citeshttps://doi.org/10.1109/access.2020.2980522openalex-snapshot

Meet the Sherlock Holmes’ of Side Channel Leakage: A Survey of Cache SCA Detection Techniques

inferred← citeshttps://doi.org/10.1109/access.2023.3270042openalex-snapshot

An Overview of Trust Standards for Communication Networks and Future Digital World

inferred← citeshttps://doi.org/10.1109/access.2024.3435374openalex-snapshot

An Overview of Blockchain for Industry 5.0: Towards Human-Centric, Sustainable and Resilient Applications

inferred← citeshttps://doi.org/10.1109/asianhost.2016.7835561openalex-snapshot

How secure is split manufacturing in preventing hardware trojan?

inferred← citeshttps://doi.org/10.1109/aspdac.2018.8297315openalex-snapshot

A conflict-free approach for parallelizing SAT-based de-camouflaging attacks

inferred← citeshttps://doi.org/10.1109/dcis62603.2024.10769166openalex-snapshot

Evaluation and Comparison of Physical Unclonable Functions suitable for FPGA Implementation

inferred← citeshttps://doi.org/10.1109/hst.2014.6855578openalex-snapshot

Bit selection algorithm suitable for high-volume production of SRAM-PUF

inferred← citeshttps://doi.org/10.1109/icacci.2018.8554739openalex-snapshot

Delay based Physical Unclonable Function for Hardware Security and Trust

inferred← citeshttps://doi.org/10.1109/iccd.2016.7753273openalex-snapshot

Voting system design pitfalls: Vulnerability analysis and exploitation of a model platform

inferred← citeshttps://doi.org/10.1109/icesc51422.2021.9532624openalex-snapshot

Modelling of Random Number Generator based on PUFs and LFSR for secret key generation

inferred← citeshttps://doi.org/10.1109/icspc51351.2021.9451682openalex-snapshot

A Survey on Recent Detection Methods of the Hardware Trojans

inferred← citeshttps://doi.org/10.1109/ipfa58228.2023.10249101openalex-snapshot

Hardware Security Assessment through Repair of Damaged Device

inferred← citeshttps://doi.org/10.1109/iscas.2016.7538894openalex-snapshot

A hardware security solution against scan-based attacks

inferred← citeshttps://doi.org/10.1109/ivsw.2018.8494858openalex-snapshot

Property Based Formal Security Verification for Hardware Trojan Detection

inferred← citeshttps://doi.org/10.1109/jssc.2021.3058551openalex-snapshot

Jintide: Utilizing Low-Cost Reconfigurable External Monitors to Substantially Enhance Hardware Security of Large-Scale CPU Clusters

inferred← citeshttps://doi.org/10.1109/mwscas.2017.8053227openalex-snapshot

Novel technique to improve strength of weak arbiter PUF

inferred← citeshttps://doi.org/10.1109/sahcn.2019.8824887openalex-snapshot

A Proof of Concept SRAM-based Physically Unclonable Function (PUF) Key Generation Mechanism for IoT Devices

inferred← citeshttps://doi.org/10.1109/sai.2017.8252190openalex-snapshot

A XOR data compiler: Combined with physical unclonable function for true random number generation

inferred← citeshttps://doi.org/10.1109/tcad.2017.2750088openalex-snapshot

Provably Secure Camouflaging Strategy for IC Protection

inferred← citeshttps://doi.org/10.1109/tvlsi.2017.2727985openalex-snapshot

Hardware Trojan Detection Through Chip-Free Electromagnetic Side-Channel Statistical Analysis

inferred← citeshttps://doi.org/10.1109/tvlsi.2019.2933441openalex-snapshot

Golden-Chip-Free Hardware Trojan Detection Through Quiescent Thermal Maps

inferred← citeshttps://doi.org/10.1145/2897795.2897808openalex-snapshot

PUF designed with Resistive RAM and Ternary States

inferred← citeshttps://doi.org/10.1145/2966986.2967065openalex-snapshot

Provably secure camouflaging strategy for IC protection

inferred← citeshttps://doi.org/10.1145/3378163openalex-snapshot

How Secure Is Split Manufacturing in Preventing Hardware Trojan?

inferred← citeshttps://doi.org/10.1145/3397513openalex-snapshot

Hardware Security in Spin-based Computing-in-memory

inferred← citeshttps://doi.org/10.1145/3419105openalex-snapshot

Golden Chip-Free Trojan Detection Leveraging Trojan Trigger’s Side-Channel Fingerprinting

inferred← citeshttps://doi.org/10.1145/3793848openalex-snapshot

Thermal Attack on RO-PUFs: The Cases of Bulk 65 nm and FDSOI 28 nm

inferred← citeshttps://doi.org/10.1145/3839517openalex-snapshot

ZSafe: Proving the Safety of Proprietary Hardware Designs in Zero Knowledge

inferred← citeshttps://doi.org/10.11591/ijece.v11i1.pp589-595openalex-snapshot

Adaptive key generation algorithm based on software engineering methodology

inferred← citeshttps://doi.org/10.1587/essfr.8.177openalex-snapshot

IC Chip Authentication and Guarantee

inferred← citeshttps://doi.org/10.21533/pen.v6.i2.1720openalex-snapshot

METAPUF A Challenge Response Pair Generator

inferred← citeshttps://doi.org/10.22360/springsim.2019.cns.004openalex-snapshot

Unequally Powered Cryptography with Physical Unclonable Functions for Networks of Internet of Things Terminals

inferred← citeshttps://doi.org/10.23919/springsim.2019.8732853openalex-snapshot

Unequally Powered Cryptography With Physical Unclonable Functions for Networks of Internet of Things Terminals

inferred← citeshttps://doi.org/10.25046/aj030303openalex-snapshot

Design of True Random Numbers Generators with Ternary Physical Unclonable Functions

inferred← citeshttps://doi.org/10.3389/frcmn.2025.1443592openalex-snapshot

Enhancing security of mobile crowd sensing in unmanned aerial vehicle ecosystems

inferred← citeshttps://doi.org/10.3390/app12041785openalex-snapshot

Key Recovery for Content Protection Using Ternary PUFs Designed with Pre-Formed ReRAM

inferred← citeshttps://doi.org/10.3390/cryptography2010006openalex-snapshot

Can Ternary Computing Improve Information Assurance?

inferred← citeshttps://doi.org/10.3390/cryptography4020017openalex-snapshot

Securing Additive Manufacturing with Blockchains and Distributed Physically Unclonable Functions

inferred← citeshttps://doi.org/10.3390/electronics10111256openalex-snapshot

Low-Cost Soft Error Robust Hardened D-Latch for CMOS Technology Circuit

inferred← citeshttps://doi.org/10.3390/electronics8060623openalex-snapshot

A 1 Gbps Chaos-Based Stream Cipher Implemented in 0.18 μm CMOS Technology

inferred← citeshttps://doi.org/10.3390/fi17040175openalex-snapshot

A Survey on Edge Computing (EC) Security Challenges: Classification, Threats, and Mitigation Strategies

inferred← citeshttps://doi.org/10.3390/info15040173openalex-snapshot

A Quantum-Safe Software-Defined Deterministic Internet of Things (IoT) with Hardware-Enforced Cyber-Security for Critical Infrastructures

inferred← citeshttps://doi.org/10.3390/s21010028openalex-snapshot

Proof-of-PUF Enabled Blockchain: Concurrent Data and Device Security for Internet-of-Energy

inferred← citeshttps://doi.org/10.34190/ews.20.005openalex-snapshot

Security of Systems on Chip

inferred← citeshttps://doi.org/10.4018/979-8-3373-9983-6.ch004openalex-snapshot

Systematic Review on Machine Learning Applications in Hardware Security for Vehicles

inferred← citeshttps://doi.org/10.48550/arxiv.2006.01425openalex-snapshot

Hardware Security in Spin-Based Computing-In-Memory: Analysis, Exploits, and Mitigation Techniques

inferred← citeshttps://doi.org/10.48550/arxiv.2107.04175openalex-snapshot

A Survey on RISC-V Security: Hardware and Architecture

inferred← citeshttps://doi.org/10.5555/3201607.3201661openalex-snapshot

A conflict-free approach for parallelizing SAT-based de-camouflaging attacks

inferred← citeshttps://doi.org/10.7176/ceis/12-2-01openalex-snapshot

A Survey on Integrated Circuit Trojans

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.