On the public citation graph
A formal model for defining and classifying delay-insensitive circuits and systems
0 signed · 134 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/bf01660033openalex-snapshot
On the existence of delay-insensitive fair arbiters: Trace theory and its limitations
inferredcites →https://doi.org/10.1049/ip-i-1.1981.0010openalex-snapshot
Introduction to V.L.S.I. Systems
inferredcites →https://doi.org/10.1109/t-c.1973.223730openalex-snapshot
Anomalous Behavior of Synchronizer and Arbiter Circuits
inferredcites →https://doi.org/10.1109/tc.1981.6312173openalex-snapshot
General theory of metastable operation
inferredcites →https://doi.org/10.1145/321312.321318openalex-snapshot
Ambiguity in context free languages
inferredcites →https://doi.org/10.13016/m2332copenalex-snapshot
Ambiguous Behavior of Logic Bistable Systems
inferredcites →https://doi.org/10.13182/nse70-a19706openalex-snapshot
Formal Languages and their Relation to Automata
inferredcites →https://doi.org/10.6100/ir25052openalex-snapshot
Classification and composition of delay-insensitive circuits
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/(sici)1520-684x(199708)28:8<33::aid-scj5>3.0.co;2-mopenalex-snapshot
Verification of asynchronous logic circuit design using process algebra
inferred← citeshttps://doi.org/10.1007/3-540-17943-7_118openalex-snapshot
Trace theory and systolic computations
inferred← citeshttps://doi.org/10.1007/3-540-44687-7_68openalex-snapshot
Building Asynchronous Circuits with JBits
inferred← citeshttps://doi.org/10.1007/3-540-51498-8_8openalex-snapshot
Recent developments in the design of asynchronous circuits
inferred← citeshttps://doi.org/10.1007/3-540-52148-8_28openalex-snapshot
Combining CTL, trace theory and timing models
inferred← citeshttps://doi.org/10.1007/3-540-55179-4_31openalex-snapshot
Partial-order model checking: A guide for the perplexed
inferred← citeshttps://doi.org/10.1007/3540512845_49openalex-snapshot
Implementation conditions for delay insensitive circuits
inferred← citeshttps://doi.org/10.1007/978-1-4471-3182-3_7openalex-snapshot
Parallel Computations and Delay-Insensitive Circuits
inferred← citeshttps://doi.org/10.1007/978-1-4471-3182-3_8openalex-snapshot
The Nature of Delay-Insensitive Computing
inferred← citeshttps://doi.org/10.1007/978-1-4471-3544-9_7openalex-snapshot
Towards Truly Delay-Insensitive Circuit Realizations of Process Algebras
inferred← citeshttps://doi.org/10.1007/978-1-4471-3544-9_8openalex-snapshot
The Design of a Delay-Insensitive Stack
inferred← citeshttps://doi.org/10.1007/978-1-4471-3575-3_1openalex-snapshot
Asynchronous Circuit Design: Motivation, Background, & Methods
inferred← citeshttps://doi.org/10.1007/978-1-4471-3575-3_2openalex-snapshot
Parallel Program and Asynchronous Circuit Design
inferred← citeshttps://doi.org/10.1007/978-1-4471-3860-0_20openalex-snapshot
Modelling Reactive Hardware Processes Using Partial Orders
inferred← citeshttps://doi.org/10.1007/978-1-4615-0292-0_12openalex-snapshot
A Methodology for Correct-by-Construction Latency Insensitive Design
inferred← citeshttps://doi.org/10.1007/978-1-4615-2794-7_4openalex-snapshot
High-Level Optimizations in Compiling Process Descriptions to Asynchronous Circuits
inferred← citeshttps://doi.org/10.1007/978-1-4615-2794-7_5openalex-snapshot
Designing Self-Timed Systems Using Concurrent Programs
inferred← citeshttps://doi.org/10.1007/978-1-4615-3154-8_9openalex-snapshot
Challenges to Dependable Asynchronous Processor Design
inferred← citeshttps://doi.org/10.1007/978-1-4757-3143-9_8openalex-snapshot
Deriving Signal Transition Graphs from Behavioral Verilog HDL
inferred← citeshttps://doi.org/10.1007/978-1-4757-3281-8_16openalex-snapshot
Models of asynchronous computation
inferred← citeshttps://doi.org/10.1007/978-3-031-25803-9_3openalex-snapshot
Shellac: A Compiler Synthesizer for Concurrent Programs
inferred← citeshttps://doi.org/10.1007/978-3-540-24727-2_16openalex-snapshot
Angelic Semantics of Fine-Grained Concurrency
inferred← citeshttps://doi.org/10.1007/978-3-540-39762-5_19openalex-snapshot
Power/Area Tradeoffs in 1-of-M Parallel-Prefix Asynchronous Adders
inferred← citeshttps://doi.org/10.1007/bf00122081openalex-snapshot
A unified signal transition graph model for asynchronous control circuit synthesis
inferred← citeshttps://doi.org/10.1007/bf00464356openalex-snapshot
Specification and automatic verification of self-timed queues
inferred← citeshttps://doi.org/10.1007/bf01212958openalex-snapshot
A new explanation of the glitch phenomenon
inferred← citeshttps://doi.org/10.1007/bf01214557openalex-snapshot
Retargeting a hardware compiler using protocol converters
inferred← citeshttps://doi.org/10.1007/bf01215409openalex-snapshot
When is partial trace equivalence adequate?
inferred← citeshttps://doi.org/10.1007/bf01384074openalex-snapshot
Design and analysis of delay-insensitive modulo-N counters
inferred← citeshttps://doi.org/10.1007/bf01607880openalex-snapshot
Using FPGAs to implement self-timed systems
inferred← citeshttps://doi.org/10.1007/bf01788562openalex-snapshot
Delay-insensitive codes — an overview
inferred← citeshttps://doi.org/10.1007/bf01893884openalex-snapshot
A new explanation of the glitch phenomenon
inferred← citeshttps://doi.org/10.1007/bf02108188openalex-snapshot
High-level optimizations in compiling process descriptions to asynchronous circuits
inferred← citeshttps://doi.org/10.1007/bf02108189openalex-snapshot
Designing self-timed systems using concurrent programs
inferred← citeshttps://doi.org/10.1007/bf02252954openalex-snapshot
A formal approach to designing delay-insensitive circuits
inferred← citeshttps://doi.org/10.1007/bfb0023748openalex-snapshot
An algebra for delay-insensitive circuits
inferred← citeshttps://doi.org/10.1007/bfb0031379openalex-snapshot
Automata of asynchronous behaviors
inferred← citeshttps://doi.org/10.1007/bfb0039070openalex-snapshot
Delay-insensitive circuits: An algebraic approach to their design
inferred← citeshttps://doi.org/10.1007/s10626-014-0208-4openalex-snapshot
Distributed supervisory control of discrete-event systems with communication delay
inferred← citeshttps://doi.org/10.1016/0141-9331(92)90081-4openalex-snapshot
VLSI asynchronous systems: specification and synthesis
inferred← citeshttps://doi.org/10.1016/0141-9331(93)90021-xopenalex-snapshot
Automated synthesis of asynchronous interface circuits
inferred← citeshttps://doi.org/10.1016/0165-6074(93)90262-jopenalex-snapshot
Delay insensitive micro-pipelined combinational logic
inferred← citeshttps://doi.org/10.1016/0167-6423(92)90017-6openalex-snapshot
Arbiters: an exercise in specifying and decomposing asynchronously communicating components
inferred← citeshttps://doi.org/10.1016/0167-9260(93)90032-8openalex-snapshot
The design of a high-performance cache controller: a case study in asynchronous synthesis
inferred← citeshttps://doi.org/10.1016/b978-0-408-02938-4.50016-4openalex-snapshot
Key references in distributed computer systems 1959–1989
inferred← citeshttps://doi.org/10.1016/j.apal.2007.10.005openalex-snapshot
Angelic semantics of fine-grained concurrency
inferred← citeshttps://doi.org/10.1016/j.entcs.2010.08.025openalex-snapshot
Full Abstraction Without Synchronization Primitives
inferred← citeshttps://doi.org/10.1016/j.entcs.2012.08.012openalex-snapshot
Game Semantics in the Nominal Model
inferred← citeshttps://doi.org/10.1016/j.ipl.2003.12.007openalex-snapshot
Modelling and verification of delay-insensitive circuits using CCS and the Concurrency Workbench
inferred← citeshttps://doi.org/10.1016/j.tcs.2005.10.032openalex-snapshot
Syntactic control of concurrency
inferred← citeshttps://doi.org/10.1016/s0304-3975(99)00021-3openalex-snapshot
Automata of asynchronous behaviors
inferred← citeshttps://doi.org/10.1016/s0304-3975(99)00273-xopenalex-snapshot
Delay-insensitivity and ternary simulation
inferred← citeshttps://doi.org/10.1017/cbo9780511674730openalex-snapshot
A Designer's Guide to Asynchronous VLSI
inferred← citeshttps://doi.org/10.1017/cbo9780511674730.007openalex-snapshot
A taxonomy of design styles
inferred← citeshttps://doi.org/10.1017/cbo9780511674730.011openalex-snapshot
Quasi-delay-insensitive pipeline templates
inferred← citeshttps://doi.org/10.1017/s0960129503004067openalex-snapshot
Concurrent computing machines and physical space-time
inferred← citeshttps://doi.org/10.1023/a:1008602014766openalex-snapshot
Relative Liveness: From Intuition to Automated Verification
inferred← citeshttps://doi.org/10.1049/cp.2012.2289openalex-snapshot
Checking delay-robustness of distributed supervisors of discrete-event systems
inferred← citeshttps://doi.org/10.1049/ip-e.1990.0004openalex-snapshot
Hierarchical design of delay-insensitive systems
inferred← citeshttps://doi.org/10.1109/12.2252openalex-snapshot
Q-modules: internally clocked delay-insensitive modules
inferred← citeshttps://doi.org/10.1109/12.537126openalex-snapshot
Phased logic: supporting the synchronous design paradigm with delay-insensitive circuitry
inferred← citeshttps://doi.org/10.1109/43.329261openalex-snapshot
A correctness criterion for asynchronous circuit validation and optimization
inferred← citeshttps://doi.org/10.1109/43.363123openalex-snapshot
Synthesis of hazard-free asynchronous circuits with bounded wire delays
inferred← citeshttps://doi.org/10.1109/43.391731openalex-snapshot
On the realizability and synthesis of delay-insensitive behaviors
inferred← citeshttps://doi.org/10.1109/43.945302openalex-snapshot
Theory of latency-insensitive design
inferred← citeshttps://doi.org/10.1109/5.362752openalex-snapshot
Asynchronous design methodologies: an overview
inferred← citeshttps://doi.org/10.1109/54.282445openalex-snapshot
TITAC: design of a quasi-delay-insensitive microprocessor
inferred← citeshttps://doi.org/10.1109/92.285746openalex-snapshot
A syntax-directed translation for the synthesis of delay-insensitive circuits
inferred← citeshttps://doi.org/10.1109/92.748198openalex-snapshot
Peephole optimization of asynchronous macromodule networks
inferred← citeshttps://doi.org/10.1109/acsd.2005.10openalex-snapshot
Correct-by-Construction Asynchronous Implementation of Modular Synchronous Specifications
inferred← citeshttps://doi.org/10.1109/acsd.2005.9openalex-snapshot
Controllable Delay-Insensitive Processes and their Reflection, Interaction and Factorisation
inferred← citeshttps://doi.org/10.1109/asic.1992.270231openalex-snapshot
Asynchronous design techniques
inferred← citeshttps://doi.org/10.1109/asic.1992.270293openalex-snapshot
A standard cell set for delay insensitive VLSI design
inferred← citeshttps://doi.org/10.1109/aspdac.2002.994891openalex-snapshot
Design of asynchronous controllers with delay insensitive interface
inferred← citeshttps://doi.org/10.1109/async.1994.656283openalex-snapshot
Timing-reliability evaluation of asynchronous circuits based on different delay models
inferred← citeshttps://doi.org/10.1109/async.1996.494442openalex-snapshot
Some limitations to speed-independence in asynchronous circuits
inferred← citeshttps://doi.org/10.1109/async.1998.666503openalex-snapshot
Analyzing specifications for delay-insensitive circuits
inferred← citeshttps://doi.org/10.1109/async.2001.914071openalex-snapshot
Partial-order correctness-preserving properties of delay-insensitive circuits
inferred← citeshttps://doi.org/10.1109/async.2002.1000305openalex-snapshot
Checking delay-insensitivity: 10/sup 4/ gates and beyond
inferred← citeshttps://doi.org/10.1109/async.2007.18openalex-snapshot
Formal Verification of CHP Specifications with CADP Illustration on an Asynchronous Network-on-Chip
inferred← citeshttps://doi.org/10.1109/async.2018.00021openalex-snapshot
Model-Checking Synthesizable SystemVerilog Descriptions of Asynchronous Circuits
inferred← citeshttps://doi.org/10.1109/async69614.2026.00011openalex-snapshot
Taking Timing Out of the Equation: Moving Fully Automated Synthesis as close as possible to Delay-Insensitive Circuits
inferred← citeshttps://doi.org/10.1109/csd.2004.1309119openalex-snapshot
Verification and implementation of delay-insensitive processes in restrictive environments
inferred← citeshttps://doi.org/10.1109/date.2000.840034openalex-snapshot
Delay-insensitive interface specification and synthesis
inferred← citeshttps://doi.org/10.1109/etlpds.1996.508879openalex-snapshot
Proceedings of 18th Annual Electrical Overstress/Electrostatic Discharge Symposium
inferred← citeshttps://doi.org/10.1109/hicss.1993.270628openalex-snapshot
Self-timed neural model implementation: an example using CMAC
inferred← citeshttps://doi.org/10.1109/hicss.1993.270629openalex-snapshot
On signal transition causality for self-timed implementation of Boolean functions
inferred← citeshttps://doi.org/10.1109/iccad.1999.810667openalex-snapshot
A methodology for correct-by-construction latency insensitive design
inferred← citeshttps://doi.org/10.1109/iccad.1999.810668openalex-snapshot
What is the cost of delay insensitivity?
inferred← citeshttps://doi.org/10.1109/iccad.2014.7001420openalex-snapshot
Asynchronous circuit placement by Lagrangian relaxation
inferred← citeshttps://doi.org/10.1109/iccd.1991.139877openalex-snapshot
Synthesis of delay-insensitive circuits by refinement into atomic threads
inferred← citeshttps://doi.org/10.1109/iccd.1994.331946openalex-snapshot
Peephole optimization of asynchronous macromodule networks
inferred← citeshttps://doi.org/10.1109/iccd.1996.563588openalex-snapshot
Pulse-driven delay-insensitive circuits using single-flux-quantum devices
inferred← citeshttps://doi.org/10.1109/icnp.2013.6733584openalex-snapshot
Using routers to build logic circuits: How powerful is BGP?
inferred← citeshttps://doi.org/10.1109/icsmc.1999.823347openalex-snapshot
Bridging modularity and optimality: delay-insensitive interfacing in asynchronous circuits synthesis
inferred← citeshttps://doi.org/10.1109/icvd.1995.512093openalex-snapshot
Fully asynchronous, robust, high-throughput arithmetic structures
inferred← citeshttps://doi.org/10.1109/memcod.2005.1487889openalex-snapshot
Deterministic receptive processes are kahn processes
inferred← citeshttps://doi.org/10.1109/sbcci.2003.1232821openalex-snapshot
Automatic generation of 1-of-M QDI asynchronous adders
inferred← citeshttps://doi.org/10.1109/tcad.2004.825872openalex-snapshot
Architecture and Synthesis for On-Chip Multicycle Communication
inferred← citeshttps://doi.org/10.1109/tcad.2006.882488openalex-snapshot
Latency-Guided On-Chip Bus-Network Design
inferred← citeshttps://doi.org/10.1109/tcad.2017.2697947openalex-snapshot
Two Approaches for Timing-Driven Placement by Lagrangian Relaxation
inferred← citeshttps://doi.org/10.1109/wcadm.1995.514648openalex-snapshot
Relative liveness: from intuition to automated verification
inferred← citeshttps://doi.org/10.1145/2043643.2043650openalex-snapshot
Relativistic Causality and Clockless Circuits
inferred← citeshttps://doi.org/10.1145/343647.343725openalex-snapshot
Delay-insensitive interface specification and synthesis
inferred← citeshttps://doi.org/10.1145/640000.640040openalex-snapshot
Architecture and synthesis for multi-cycle communication
inferred← citeshttps://doi.org/10.14794/icai.10.2017.203openalex-snapshot
Simulation Environment for Investigation of Delay-Insensitivity of Data Flow Structure Asynchronous Networks and Systems
inferred← citeshttps://doi.org/10.2197/ipsjtsldm.1.58openalex-snapshot
A Study of Multi-core Processor Design with Asynchronous Interconnect Using Synchronous Design Tools
inferred← citeshttps://doi.org/10.25100/iyc.v7i2.2521openalex-snapshot
Estado del arte en las metodologías de diseño de circuitos digitales asíncronos
inferred← citeshttps://doi.org/10.25405/ncl.34124607openalex-snapshot
What is the Cost of Delay-Insensitivity?
inferred← citeshttps://doi.org/10.25549/usctheses-c16-640097openalex-snapshot
Pipeline optimization for asynchronous circuits
inferred← citeshttps://doi.org/10.46298/entics.12277openalex-snapshot
Saturating automata for game semantics
inferred← citeshttps://doi.org/10.48456/tr-587openalex-snapshot
Verification of asynchronous circuits
inferred← citeshttps://doi.org/10.5555/2691365.2691496openalex-snapshot
Asynchronous circuit placement by lagrangian relaxation
inferred← citeshttps://doi.org/10.5555/304032.304069openalex-snapshot
A unified signal transition graph model for asynchronous control circuit synthesis
inferred← citeshttps://doi.org/10.70675/67615de8zf950z4d02z9dd1z33698f6bb4ffopenalex-snapshot
Concevoir des circuits sécurisés à très faible consommation : une alternative basée sur l’asynchrone
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.